

UNIVAULT

RV University

School of Computer Science and Engineering

B.Tech (Hons) Degree Examinations- January 2025

Semester

:1

Course Code : CS1101

Course Title : Digital Systems and Computer Architecture

Duration

: 2 Hours

Max. Marks: 30

Instructions to students:

Answer all questions

No calculators are allowed


| Sl. No. | PART A – Max Marks(10) | Marks | L1-L6 | со |
|---------|--|-------|-------|-----|
| 1. | a. Design a Half Subtractor with Truth Table and Implement it using appropriate Logic gates.(2 marks) b. Convert the following numbers into expected format. (2 marks) (i) 0x7A to Octal (ii) (56.27)₁₀ to 5421 BCD code c. Determine the Complement of Following Boolean expression (A+B)C+D. (1 Mark) | 5 | L3 | CO2 |
| 2. | a. Analyze the given circuit to identify the value of V1 and V2. (2 marks) b. Analyze the importance of Q-Point in functioning of a Diode with a neat diagram. (2 mark) c. Analyze the behaviour of a capacitor in circuits with DC source. (1 marks) | | L4 | CO1 |



| | PART B – Max Marks(20) | Marks | L1-L6 | CO |
|----|---|-------|----------------|--------|
| 1. | a. Simplify the Boolean expression | | | |
| | F=AB+AB'+BC | | Control of the | F1 191 |
| | using both Karnaugh Map and Boolean algebra. Also draw the | | - | |
| | minimized circuit. (3 marks) | | | |
| | b. Generate the output waveform for output A of the given circuit | | | |
| | by applying the given input waveforms for S and t.(2 marks) | | 120000 | |
| | S = 101 100 | | | |
| | | | | |
| | t et 10 10 | | | |
| | A | 10 | L3 | CO3 |
| | 100 | | | |
| | | | | |
| | | | | |
| |) B | | | |
| | | | | |
| | Logic 'l' | | | |
| | Input S | | | |
| | Logic T | | | |
| | Input t Logic W | | | |
| | | | | |
| | | | | |
| | c. Differentiate between flip-flops and latches. (2 marks) | | | |
| | d. Construct the below circuit with NAND gates only and write | | | |
| | the truth table. (3 marks) | | | |
| | A P1/ | | | |
| | | | | |
| | B | | | |
| | B | | | |
| | | | | |
| 2. | a. Describe the sequence of operation for the instruction | | | |
| 2. | | | | |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N$ using the ALU and registers (3 marks) | | | |
| 2. | a. Describe the sequence of operation for the instruction | | | |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N$ using the ALU and registers (3 marks) | | | |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Data bus A Other circuits Temporary | | | |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N$ using the ALU and registers (3 marks) | | | |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Data bus A Other circuits Temporary | 10 | L2 | СО |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Other circuits (memory, 1/O) Register R. Register | 10 | L2 | СО |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Data bus A Other circuits Temporary | 10 | L2 | СО |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Other circuits (memory, 1/O) Register R. Register | 10 | L2 | СО |
| 2. | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Other circuits (memory, 1/O) Register R. Register | 10 | L2 | СО |
| | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Data bus A Other circuits (memory, 1/0) Register R, R, Register R, | 10 | L2 | СО |
| Ь | a. Describe the sequence of operation for the instruction $R_0 = R_N + R_N \text{ using the ALU and registers} \qquad \textbf{(3 marks)}$ Other circuits (memory, I/O) Register R ₀ Register R ₀ Register R ₀ Register R ₀ | 10 | L2 | СО |



c. Explain the process of deriving the state equation, state table, and state transition diagram for the given block diagram, and describe the relationships among these components. (2 marks)



d. Explain the operations that takes place after we turn on a computer. (3 marks)