ZUUP COMPUTER | STAGE 1: TRANSISTOR NOR GATE

5 V only. A and B are logic inputs (0 V or +5 V). Y = NOT (A OR B).

J1: +5V, GND, A, B J2: Y, GND



Both transistor emitters go to GND. Shared collectors form Y; R1 pulls Y high.

R2/R3 limit base current. R4/R5 hold each base low when an input is open.

2N3904 pin order used: 1=E, 2=B, 3=C. Verify the exact part datasheet before assembly.

Open hardware learning project

Sheet: /
File: Zuup_Computer.kicad_sch

Title: Zuup Computer – Stage 1 Transistor NOR Gate

Size: A4	Date: 2026-11-10	**Rev: 0.1**
KiCad E.D.A. 10.0.4		Id: 1/1