IPD GROUP 2 ENCORE 1.0

JAINAM BHEDA(TE)

JAYESH VYAS(TE)

RUSHABH DESAI(SE)

SAKET TEJPAL(SE)

This document details the design of a buck converter that steps down an input voltage of 24V to an output voltage of 5V with an efficiency of at least 90%. The design considerations include component selection, calculations, and the PCB layout process using KiCad.

Circuit Components

1 Power NMOS

Selected NMOS: IRF540

Rating: Suitable for the expected current and voltage levels.

2 Inductor

Inductor Value (L): 130 μH (standard value)

Current Rating: Chosen to handle the peak inductor current with a safety margin.

3 Capacitor

Output Capacitor (C): 47 μF

Voltage Rating: Rated for at least 10V to ensure reliability.

4 Resistors

Used for feedback and gate drive as needed.

Gate Resistor: Calculated to limit current to the gate of the NMOS.


5 Diode

Selected Diode: Schottky diode rated for at least 5A and 30V.

Semantic Diagram

A semantic diagram was created to illustrate the relationships between the components used in the buck converter design. This includes:

- NMOS switching control
- Inductor energy storage
- Diode rectification
- Output filtering with capacitors



	IDD CURRAND UO. 5
	Jainam Bheda, Jayesh Vyus, Rushalah Dommyyyy
	3.00/12
	Buck Converter.
	step down voltage from higher level (244) to (5V)
1	Using switching (power NMOS), an Inductor, a diode,
	and a capacillas
	The basic operation involves switching the NMOS on/off
	, which allows energy to be stored in inductor.
	and then toansterved to opp capacitor.
	(d) see som (s)
	Input voltage (Vin): 24V.
	Output voltage (voist) = 5v.
	Onthor caseuf (Ionf) = 14.
	Maximum input power Pin = 24W
	min n 1/2 = 901/2
	The state of the s
	Pout = Vout x Tout.
	= 5V × 1A = 5W
	Vinmin = 24-0.48 = 23.52 V.
	Vinnex = 24 + 0.48 = 24.484
	314
	Pinmax = Port = 5W & 5.56W
	7 0.9
	Dury cycle D= Voul
	Vin
	D = 5V & 0.3135
	23.524
	~ 0.2125

1			
	Inductor selection.		
	Alle & Died & Jill		
-	L= Vout x (vin-Vout)		
	Whose AIL is inductor of pple (varaont (we will assume ; s 3) of Iout)		
	AIL = 0.3A		
	F = switching Frequency		
	(assume 100HHz)		
	L = 5 × 18.52 :(11) reductor		
	0.3 × 23.52 × 100000		
	= 0.000 1304 Hill deval the 2 prider developed		
	L = 130.47H.		
	Olb cabicpa (1		
	FILE OF Carley		
	C = Iout xD 14 : triber better		
	Avout × F		
	DAONF 1. N. 9t 2.		
	AREA MAN AM & AMARIA MANAGEMENT AND		
	C= 1A x 012125 = 42-54F/		
	0.05V x 100MM2		
-	Fooward (verent Rating (IF) : at least 1.5 times Int(max)		
-	Forward (verent Rating (IF)		
1	JF 71.5A		
	Revenue voltage Rating (VR) - at least 304 (1.2 times Vinnax)		
in.	VR Z 30V		
-			
44			

		D D M M Y Y Y Y		
	AI(= 0.3A	NW01		
	IL(max) = Tout(max) + AIL	VDI(max) 2 Vinmax +Vab		
	2,000	I Sw(max) = 1.15 A.		
	= 1A +0.15A			
102 17 1	ILMAX = 8 1.15A			
	(not see			
	The capacitor should be rated at least 1.5 + time, orp			
	Voltage. Ennangeri puidetine : 7			
	Va ≥ 1.5 × 5 = 7.5 V.			
)	Inductor (LI):	2-81 × 2 . > 3		
	0-3 x 23-7			
	Current rating: At least 1.5 A.			
		1111-021 - 1		
2)	Output capacitos ((1); Value: 40.8 MF Current voltage rating: At least 100			
		a horb		
3)	Dione	vale and death		
	Les Ar Jeart 30 M			
	Benesse rollade = HF 1407F 30	1		
	s sharp -	VEDIL		
4)	NMOS teansistor.			
- 0	Voltage rating: At least 30V/			
	Complet Koming: HE Hears 1.24	1		
1	Personal Andrew Princip Carl Towns and The State of the S			
	V08 S 18	M. S.		
1				
1				

Conclusion

The design of the buck converter meets the specified requirements for input and output voltage and current. The selected components and PCB layout ensure efficient operation with a conversion efficiency of at least 90%. The design was verified through simulations, ensuring stability and performance.

Refrences:

Basic Calculation of a Buck Converter's Power Stage (Rev. B)