

ACA LAB-5

Name: Chaniyara Prince

Roll No: CE003

Sessional 1 Solution:

Name: Chaniyara Prince K.
Roll No: CE003

LAB-5

1. Convert the decimal no. -94.625 to its IEEE-754 double precision representation.

→ $94 = 1011110$ $0.625 \times 2 = 1$
 $0.250 \times 2 = 0$
 $0.500 \times 2 = 1$

$94.625 = 1011110.101$

$= 1.011110101 \times 2^6$

exponent $= 6 + 1025 = 1031$
 $= (10000000101)_2$

$\frac{1}{2} \leftarrow \frac{1}{1} \leftarrow \frac{1}{11} \leftarrow \frac{1}{52} \leftarrow$

$= \boxed{C057A80000000000H}$

2. Consider the following data items defined as double word (DD) $a = 2.5670$, $b = 3.50$, $c = 4.50$, $d = 4.0$, $x = 3.50$ & $y = 2.50$. Analyze the given x87 program code snippets and report me values of the stack register after each instruction.

Stack

i) fld b

ST(0): 3.5

fmul b

ST(0): 12.25

fld d

ST(0): 4

ST(1): 12.25

fld a

ST(0): 2.5669

ST(1): 4

ST(2): 12.25

fmul

ST(0): 10.267

ST(1): 12.25

fmul c

ST(0): 46.5059

ST(1): 12.25

fsqrt

ST(0): 33.9559

fsqrt

ST(0): 5.8221

ii) fld x

ST(0): 3.5

fld y

ST(0): 2.5

ST(1): 3.5

fld x

ST(0): 4.6267

fld d

ST(0): 4

ST(1): 4.6267

fsub

ST(0): 0.6267

f2xm1

ST(0): 0.5440

fld 1

ST(0): 1

ST(1): 0.5440

fadd

ST(0): 1.5440

fld 1

ST(0): 1

ST(1): 1.5440

f2xh

ST(0): 1.5440

ST(1): 1

fscale

ST(0): 3.088

ST(1): 1

3. ideal speed up = 5

unconditional branches = 4 %

conditional branches = 15 % (85 % taken)

Branch taken delay = 3 cycles

not taken delay = 2 cycles

$$\begin{aligned}
 \text{a. Speed Up} &= \frac{5}{1 + 0.09 \times 3 + 0.15(0.85 \times 3 + 0.15 \times 2)} \\
 &= \frac{5}{1.6975} \\
 &= \underline{2.9455}
 \end{aligned}$$

$$\begin{aligned}
 \% \text{ loss of speed Up} &= \frac{5 - 2.9455}{5} \times 100 \\
 &= \boxed{41.2\%}
 \end{aligned}$$

$$\begin{aligned}
 \text{b. taken delay} &= 1 \\
 \text{not taken delay} &= 0
 \end{aligned}$$

$$\begin{aligned}
 \text{Speed Up} &= \frac{5}{1 + 0.09 \times 1 + 0.15(0.85 \times 1)} \\
 &= \frac{5}{1.2175} \\
 &= \underline{4.10}
 \end{aligned}$$

$$\begin{aligned}
 \% \text{ loss of Speed Up} &= \frac{5 - 4.10}{5} \times 100 \\
 &= \boxed{18\%}
 \end{aligned}$$

$$\text{Gain over previous case} = 41.2 - 18$$

$$= \boxed{23.2\%}$$

C. BTB prediction accuracy = 91%
 o.g. probability of branch entry is present in BTB.

$$\rightarrow \text{delay for uncom. branch found in BTB} = 0$$

$$\text{not found in BTB} = 0.04 \times 3$$

$$= \underline{0.12}$$

$$\rightarrow \text{Com. Branch found in BTB} = 0$$

$$\text{delay for cond. branch} = 0.85 \times 3 + 0.15 \times 2$$

$$= 2.85$$

$$\text{not found in BTB} = 0.04 \times 2.85$$

$$= 0.114$$

$$\text{misprediction} = 0.09 \times 0.09 \times 2.85$$

$$= 0.24624$$

$$\text{Speed Up} = \frac{5}{1 + 0.09 \times 0.12 + 0.15(0.114 + 0.24624)}$$

$$= \frac{5}{1.06483} = \boxed{4.6955}$$

$$\% \text{ loss of SpeedUp} = \frac{5 - 4.6955}{5} \times 100$$

$$= \boxed{6.09\%}$$

4. Time Space diagram for the assignment of instructions to diff. processing elements give total clock cycles taken to complete the instruction stream over 5 elements of vector A using Array processor & Vector processor.

LD VR ← A[4:0]

ADD VR ← VR, 1

MUL VR ← VR, 2

SUB VR ← VR, 3

DIV VR ← VR, 4

ST A[4:0] ← VR

→ Array Processor:

| Clock Cycle | PE | PE | PE | PE | PE |
|-------------|------------------|------------------|------------------|------------------|------------------|
| 1 | LD ₀ | LD ₁ | LD ₂ | LD ₃ | LD ₄ |
| 2 | ADD ₀ | ADD ₁ | ADD ₂ | ADD ₃ | ADD ₄ |
| 3 | MUL ₀ | MUL ₁ | MUL ₂ | MUL ₃ | MUL ₄ |
| 4 | SUB ₀ | SUB ₁ | SUB ₂ | SUB ₃ | SUB ₄ |
| 5 | DIV ₀ | DIV ₁ | DIV ₂ | DIV ₃ | DIV ₄ |
| 6 | ST ₀ | ST ₁ | ST ₂ | ST ₃ | ST ₄ |

Total clock cycles = 6

→ Vector Processor

| | | | | | | | |
|---|-----|------|------|------|------|-----|--|
| 0 | LD0 | | | | | | |
| 1 | LD1 | ADD0 | | | | | |
| 2 | LD2 | ADD1 | MVL0 | | | | |
| 3 | LD3 | ADD2 | MVL1 | SUB0 | | | |
| 4 | LD4 | ADD3 | MVL2 | SUB1 | DIV0 | | |
| 5 | | ADD4 | MVL3 | SUB2 | DIV1 | ST0 | |
| 6 | | | MVL4 | SUB3 | DIV2 | ST1 | |
| 7 | | | | SUB4 | DIV3 | ST2 | |
| 8 | | | | | DIV4 | ST3 | |
| 9 | | | | | | ST4 | |

Total clock - Cycles = 10

openMP Tutorial & Exercises:

a. Exercise 1A : Hello World Program

```
#include<stdio.h>
#include<omp.h>
int main()
{

    #pragma omp parallel
    {
        int ID = 0;
        printf(" hello(%d) ", ID);
        printf("world(%d) \n", ID);
    }
}
```

Output:

```
hello(0) world(0)
```

b. Exercise 1B : Write a multithreaded program that prints “Hello World”

```
#include<stdio.h>
#include <omp.h>
int main()
{
    #pragma omp parallel
    {
        int ID = omp_get_thread_num();
        printf("hello(%d) ", ID);
        printf("world(%d) \n", ID);
    }
}
```

Output:

```
hello(0) world(0)
hello(3) world(3)
hello(1) world(1)
hello(2) world(2)
```