

Brox-	07	77	05	07	77	00	DA	77	09	OF
estado	51	52	So	51	52	50	51.	52	50	54
estado_	00	01	10	00	01	11	00	01	11	00
atual	S.	51	Sz	5.	51	92	50	51	52	55
50	4	٥	0	1	0	0	1	0	0	1
51	0	1	0	0 ]	1	0	0	1	0	0
52	0	0	Δ	0	0	Δ	0	0	Δ	0
saida	0	1	0	0	1	0	0	1	0	0
clock					7					

Diagrama de Temporização Veprente a (2º) e (3º) questo

			-	1	,		1	1		
Esm	00	01	11	00	10	11	00	01	11	00
mecl	50	51	52	50	51	52	So	51	SZ	Sa
50	Q	0	0	1	0	0	1	0	0	1
51	0	L	0	0	1	0	0	1	0	0
52	0	0	1	0	0	1	0	0	1	0
Saida	1	0	0	1	0	0	1	0	0	1
clock Minimum										

Diagrama de Temporigação referente a (I) questão.





```
⊟SUBDESIGN Questao7(
 1
 23456789
         A[3..1], B[3..1] : INPUT;
                                OUTPUT:
         saida
      VARIABLE
         aux[3..1] : NODE;
      BEGIN
         FOR i IN 1 to 3 GENERATE
10
    \blacksquare
11
12
            IF i == 1 GENERATE
    Ė
13
                aux[i] = A[i] OR B[i];
14
            END GENERATE;
15
16
            IF i == 2 GENERATE
17
                aux[i] = A[i] NAND B[i];
18
            END GENERATE;
19
20
            IF i == 3 GENERATE
    Е
                aux[i] = A[i] NOR B[i];
21
22
            END GENERATE;
23
24
         END GENERATE;
25
         saida = aux[1] AND aux[2] AND aux[3];
26
27
28
      END;
```

```
1
     LIBRARY IEEE;
 2
     USE IEEE.std logic 1164.ALL;
 3
     USE IEEE.numeric std.ALL;
 4
 5
    ENTITY Questao8 IS
 6
 7
    ₿
          PORT (
 8
              A
                          IN
                                  std logic vector (3 DOWNTO 1);
 9
                                   std_logic_vector(3 DOWNTO 1);
                          IN
                      :
                          OUT std logic
10
              saida
                     :
11
          );
12
13
     END ENTITY;
14
15
    ☐ARCHITECTURE arc_quest8 OF Questao8 IS
16
17
          SIGNAL aux : std logic vector(3 DOWNTO 1);
18
    BEGIN
19
20
          F1 : FOR i IN aux'LOW TO aux'HIGH GENERATE
    \dot{\exists}
21
          BEGIN
22
23
    Ė
              operacao1 : IF(i = 1) GENERATE
24
              BEGIN
25
26
                  27
28
              END GENERATE operacaol;
29
30
              operacao2 : IF(i = 2) GENERATE
    31
              BEGIN
32
33
                  aux(i) \le A(i) NAND B(i);
34
35
              END GENERATE operacao2;
36
37
              operacao3 : IF(i = 3) GENERATE
38
              BEGIN
39
40
                  aux(i) \le A(i) NOR B(i);
41
42
              END GENERATE operacao3;
43
44
          END GENERATE F1;
45
46
          saida \leq aux(1) AND aux(2) AND aux(3);
47
48
     END ARCHITECTURE;
```

```
module questao9
 1
2
3
4
5
6
7
8
9
10
    \exists
          input [3:1]A,
          input [3:1]B,
          output Saida
         wire [3:1]B1;
          wire WireAndO;
          genvar i;
11
12
          generate
             for(i = 1; i < 4; i = i + 1) begin : L1
13
    14
                  if(i == 1) begin
    B
15
16
                    assign B1[i] = (A[i] || B[i]);
17
                  end
18
                  else if(i == 2) begin
19
    Ε
20
21
                    assign B1[i] = \sim (A[i] \&\& B[i]);
22
                  end
23
24
                  else if(i == 3) begin
    \Box
25
26
                    assign B1[i] = \sim (A[i] || B[i]);
27
                  end
28
             end
          endgenerate
29
30
31
          assign WireAnd0 = B1[1] \& B1[2] \& B1[3];
32
33
          assign Saida = WireAndO;
34
      endmodule
35
36
```