



Prox-estado	01 S ₁	11 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀	01 S ₁
estado- atual	00 S ₀	01 S ₁	10 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀
S ₀	1	0	0	1	0	0	1	0	0	1
S ₁	0	1	0	0	1	0	0	1	0	0
S ₂	0	0	1	0	0	1	0	0	1	0
Saída	0	1	0	0	1	0	0	1	0	0
clock										

Diagrama de Temporização
referente a (2º) e (3º)
questão


Form	00 S ₀	01 S ₁	11 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀	01 S ₁	11 S ₂	00 S ₀
S ₀	0	0	0	1	0	0	1	0	0	1
S ₁	0	1	0	0	1	0	0	1	0	0
S ₂	0	0	1	0	0	1	0	0	1	0
Saída	1	0	0	1	0	0	1	0	0	1
clock										

Diagrama de Temporização
referente a (1º) questão.


(4º) Esquemático RTL:



• OBS: Pode ser substituído por um enable no toggle.



⑤ e ⑥ O esquemático dessas duas questões são iguais:




```

1  SUBDESIGN Questao7(
2      A[3..1], B[3..1] : INPUT;
3      saida             : OUTPUT;
4  )
5
6  VARIABLE
7      aux[3..1] : NODE;
8  BEGIN
9
10     FOR i IN 1 to 3 GENERATE
11     |
12     | IF i == 1 GENERATE
13     |     aux[i] = A[i] OR B[i];
14     | END GENERATE;
15     |
16     | IF i == 2 GENERATE
17     |     aux[i] = A[i] NAND B[i];
18     | END GENERATE;
19     |
20     | IF i == 3 GENERATE
21     |     aux[i] = A[i] NOR B[i];
22     | END GENERATE;
23     |
24     END GENERATE;
25
26     saida = aux[1] AND aux[2] AND aux[3];
27
28 END;

```

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4
5  ENTITY Questao8 IS
6  PORT(
7      A      : IN      std_logic_vector(3 DOWNTO 1);
8      B      : IN      std_logic_vector(3 DOWNTO 1);
9      saida   : OUT std_logic
10 );
11
12 END ENTITY;
13
14 ARCHITECTURE arc_quest8 OF Questao8 IS
15     SIGNAL aux : std_logic_vector(3 DOWNTO 1);
16 BEGIN
17     F1 : FOR i IN aux'LOW TO aux'HIGH GENERATE
18     BEGIN
19
20         operacao1 : IF(i = 1) GENERATE
21         BEGIN
22
23             aux(i) <= A(i) OR B(i);
24
25         END GENERATE operacao1;
26
27         operacao2 : IF(i = 2) GENERATE
28         BEGIN
29
30             aux(i) <= A(i) NAND B(i);
31
32         END GENERATE operacao2;
33
34         operacao3 : IF(i = 3) GENERATE
35         BEGIN
36
37             aux(i) <= A(i) NOR B(i);
38
39         END GENERATE operacao3;
40
41     END GENERATE F1;
42
43     saida <= aux(1) AND aux(2) AND aux(3);
44
45 END ARCHITECTURE;

```

```

1  module questao9
2  □(
3      input [3:1]A,
4      input [3:1]B,
5      output Saida
6  );
7
8      wire [3:1]B1;
9      wire WireAnd0;
10     genvar i;
11
12     generate
13     □
14     □
15     □
16         assign B1[i] = (A[i] || B[i]);
17     end
18     □
19     else if(i == 2) begin
20         assign B1[i] = ~(A[i] && B[i]);
21     end
22     □
23     else if(i == 3) begin
24         assign B1[i] = ~(A[i] || B[i]);
25     end
26     end
27     end
28     endgenerate
29
30     assign WireAnd0 = B1[1] & B1[2] & B1[3];
31
32     assign Saida = WireAnd0;
33
34 endmodule
35
36

```