

# Verilog Quick Reference Guide

AR STLESH

GAT SILICON

Author:Susmita Nayak

 ${\bf Email: tech\_support@maven-silicon.com}$ 

THANKS ON

THE STLEEN

www.maven-silicon.com



# **Maven Silicon Confidential**

All the presentations, books, documents [hard copies and soft copies] labs and projects [source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon















# **Table of Contents**

Data-ty <sub>]</sub>	pes	6
1.1	Nets: wire	6
1.1	1 wire	6
1.2	Nets: wire	6
1.2.		
1.2.	2 integer	7
1.2.	3 real	7
1.2.	4 time	8
1.2.	0	
1.3	Vectors	88
1.4	Vectors	8
1.5	Parameter constants	
1.5	.1 Parameter overriding	9
Operato	ors	10
2.1	Logical operators	10
2.2	Bitwise operators	
2.3	Reduction operators	11
2.4	Shift operators Equality operators	11
2.5	Equality operators	12
2.6	Relational operators	
2.7	Concatenation operators	13
2.8	Conditional operators	13
2.9	Arithmetical operators	13
Processo	es	14
3.1	Continuous process	14
3.1.	.1 Continuous concurrent process	14
3.2	Procedural process	5 \ L \ \ 14
3.2.		
3.3		15



Structui	red procedures	16
4.1	Blocking assignment	16
4.2	Non-blocking assignment	16
4.3	Tasks	
4.4	Functions	17
4.5	Timing control statements	17
4.5.	.1 Delays: {Inertial, Regular, Intra-assignment}	17
4.5.	.2 Wait	18
4.5.	.3 Event based timing	18
4.6	Procedural blocks	19
4.6.	.1 Sequential blocks	19
4.6.	2 Parallel blocks	19
4.6.		
4.6.	4 Disable	20
4.6.	.5 Branching constructs: {if else, case}	20
4.6.	.6 Looping constructs: {for, while, repeat, forever}	21
System 1	tasks & functions	23
5.1	Display system tasks	23
5.1.	.1 \$display, \$write, \$strobe, \$monitor	23
5.2	File operations	23
5.2.		23
5.2.	.2 File read	24
5.3	Simulation control system tasks	24
5.3.	.1 \$finish	24
5.3.	.2 \$stop	24
5.4	Randomizing function	25
5.4.	.1 \$random	25
5.5	Command line input function	25
5.5.	.1 \$test\$plusargs	25
5.6	.1 \$test\$plusargs	25
5.6.		
5.6.	·	



Compi	ler directives		. 27
6.1	`define		27
6.2	`include		27
6.3	`timescale		28
6.4	`ifdef		28
Verilog	g examples	60-11-16	29
7.1	One bit full_adder using half_adder	Care, 2,	29
7.2	2:1 Multiplexer		30
7.3	4:1 Multiplexer		30
7.4	4:2 Priority Encoder		31
7.5	2:4 decoder		31
7.6	ALU		
7.7	DFF-Synchronous reset		.33
7.8	DFF-Asynchronous clear		.33
7.9	Modulo 12 – Counter		
7.10	Dual port synchronous RAM – 256X8		.34
7.11	Sequence detector-110(Moore overlapping)		












#### **Data-types**

#### 1.1 Nets: wire

#### 1.1.1 wire

wire is continuously driven by combinational logic. The default value of a wire is "z".

```
/*The LHS of a continuous concurrent assignment
   should be a wire*/
wire a,b,y;
assign y = a && b;
```



```
/* w1,w2,w3 are internal wires
   which connects the instances HA1,HA2,Gate primitives*/
wire w1,w2,w3;
```

# 1.2 Registers/Variables: {reg, integer, real, time, string}

#### 1.2.1 reg

Reg is a variable which retains value till it is updated. The default value of reg is "x".

```
/*The LHS of an assignment inside a
  procedural block should be reg type*/
reg y;
wire a,b;
initial
  begin
    y = a | | b;
end
```





```
/*FFs are modelled using reg data-type*/
reg y;
always@(posedge clk)
begin
  if(reset)
    y <= 0;
else
    y <= a;
end</pre>
```



#### 1.2.2 integer

Integers are signed values. The default size is 32bits. The default value of an integer is "x".

```
/*Integer types are mostly used
  in loops for the iteration process*/
integer i;
initial
  begin
    for(i=0;i<10;i=i+1)
    begin
    #10;
    a = i;
    end
end</pre>
```

#### 1.2.3 real

Real numbers are expressed with a decimal point shall have atleast one digit on each side of the decimal point. The default value of real is 0.

```
/*Real numbers in decimal & scientific notation*/
real a,b;

initial
  begin
    a = 3.9;
    b = 1.3e-2;
end
```



#### 1.2.4 time

Time variables shall behave same as reg of atleast 64 bits. It is unsigned with default value as "x".

```
/*Time data-type stores simulation time
   $time is a system function which returns
   simulation time*/
time t;

initial
  begin
   #10 t = $time; //t stores 10 time units
  #20 t = $time; //t stores 30 time units
  end
```



#### **1.2.5** string

Strings are sequence of characters which are enclosed within double quotes "" and each character is stored as 8 bits ASCII value. They are stored as reg type variables.

```
/*8 bit ASCII value represents one character*/
reg [8*13:1]string_reg;
initial
begin
   string_reg = "Maven Silicon";
   $display("Company Name -> %s",string_reg);
end
```

# ARANGE N

# 1.3 Vectors

```
/*Vector represents buses*/
reg [3:0]a; //reg vector with msb:lsb {width of the bus}
wire [2:0]b; //net vector with msb:lsb {width of the bus}
```

# 1.4 Arrays

THE STATE OF THE S



#### 1.5 Parameter constants

#### 1.5.1 Parameter overriding

```
/*Parameter constants can't be changed
  during simulation run phase */
module ram(clk,rst,din,radd,wadd,dout);

parameter WIDTH = 8; // Defines WIDTH as a constant value 8
  parameter DEPTH = 256; // Defines DEPTH as a constant value 256
  reg [(WIDTH - 1):0]mem[(DEPTH - 1):0];//Declaring a 256X8 memory using parameters
  .....
endmodule
```

```
/*Parameter overriding using order based*/
module system(...);
  input   rst,clk;
  output dout,done;
   ........
  //Overriding width only
  ram #(16)MEM1(.clk(clk),.rst(rst),...);

  //Overriding depth & width
  ram #(16,512)MEM2(.clk(clk),.rst(rst),...);
  .......
endmodule
```

```
/*Parameter overriding using name based*/
module system(...);
input rst,clk;
output dout,done;
........
//Overriding width only
ram #(.WIDTH(16))MEM1(.clk(clk),.rst(rst),...);
//Overriding depth & width
ram #(.WIDTH(16),.DEPTH(512))MEM2(.clk(clk),.rst(rst),...);
........
endmodule
```



#### **Operators**

# 2.1 Logical operators

```
/*The result of the evaluation of a
  logical comparison shall be 1 (defined as true),
  O(defined as false) & if the result is ambiguous, the
 unknown value (x).*/
reg [2:0]a,b;
reg c;
reg x,y,z;
initial
 begin
   a = 3'd5;
   b = 3'b111;
   c = 1'bx;
   x = a \&\& b; //The logical value of a is true & b is true, hence x = 1
   y = a || c; //The logical value of a is true & c is 'bx, hence y = 1
    z = b \&\& 0; //The logical value of b is true & 0 is false, hence z = 0
   x = !a; //The logical value of a is true , hence x = 0
  end
```

# 2.2 <u>Bitwise operators</u>

```
/*The bit-wise operators shall perform bit-wise operations on the operands that is,
 the operator shall operate a bit in one operand with its corresponding bit in the other
 operand to calculate one bit for the result.*/
reg [2:0]a,b,c,x,y,z;
initial
 begin
   a = 3'd5;
   b = 3'b111;
   c = 3'bx;
   x = a \& b;
                 //The value of x = 3'b101
                 //The value of y = 3'b1x1
   y = a \mid c;
   z = b ^ 3'b1; //The value of <math>z = 3'b110
                 //The value of x = 3'b010
   x = -a;
   y = a -^b;
                 //The value of y = 3'b101
                                                     A SILICO
  end
```

&			
a	1	0	1
c	x	x	X
у	х	0	X



# 2.3 Reduction operators

```
/*The unary reduction operators shall perform a bit-wise operation
on a single operand to produce a single bit result.*/
reg [3:0]a,b;
reg y,z;
initial
 begin
   a = 4'b0110;
   b = 4'b1000;
    y = \sim \&b; //b reduces to 1
             //a reduces to 0
    z = ^a;
             //a reduces to 1
    y = |a;
             //b reduces to 0
    z = \&b;
    y = \sim |a; //b reduces to 0
             //a reduces to 1
    z = \sim^a;
```

# 2.4 Shift operators







# 2.5 Equality operators

```
/*Equality operators compare operands bit by bit, with zero filling
  if the two operands are of unequal bit length. */
  reg [3:0]a,b;
 reg y1,y2,y3,y4,y5,y6;
  initial
    begin
     a = 4'b0010;
      b = 4'b0011;
      y1 = (a == b); //Logical equality will return 0
      y2 = (a != b); //Logical inequality will return 1
      #10;
      a = 4'b101x;
      b = 4'b1010;
      y3 = (a === b); //Case equality will return 0
      y4 = (a !== b); //Case inequality will return 1
      y5 = (a == b); //Logical equality will return x
y6 = (a != b); //Logical inequality will return x
```

# Relational operators

ARASILICE N

```
/* If either operand of a relational operator contains an unknown(x) or high impedance
  (z) value, then the result shall be a 1-bit unknown value (x). */
reg [3:0]a,b;
reg y1,y2,y3,y4;
initial
 begin
    a = 4'b0010;
    b = 4'b0011;
   y1 = (a > b); //The greater than operator returns 0
    y2 = (a < b); //The less than operator returns 1
    #10:
    y1 = (a \le b); //The greater than equal operator returns 1
    y2 = (a >= b); //The less than equal operator returns 0
    #10;
    a = 4'b101x;
   b = 4'b1010;
    y3 = (a > b); //The greater than operator returns x
    y4 = (a < b); //The greater than operator returns x
                                                         THE SILICON
```



#### 2.7 Concatenation operators

# 2.8 Conditional operators

```
/*conditional_expression ? true_expression : false_expression;*/
reg [3:0] a,b,c,y,z;
initial
  begin
  a = 4'b1010;
  b = 4'b0010;
  c = 4'b1110;
  y = (&c)?a:b; //&c reduces to 0, hence y = b i.e false_expression
  z = (c) ?a:b; //The logical value of c is true, hence y = a i.e true_expression
end
```

# 2.9 Arithmetical operators

```
reg [3:0]a,b,c;
integer d,e;
reg [3:0]x,y,z;
integer k, l, m;
                                                          A STUEST
initial
   begin
      a = 4'b0010;
     b = 4'b0011;
     c = 4'b101x;
     d = 3;
     e = 8;
                 // evaluates to 0110
// evaluates to 0101
     x = a * b;
      y = a + b;
      z = b - a;
                  // evaluates to 0001
      k = c * a;
                  // evaluates to x
      l = e / d;
                  // evaluates to 2, fraction is truncated
     m = e % d;
                  // evaluates to 2
    end
```



#### **Processes**

# 3.1 Continuous process

#### 3.1.1 Continuous concurrent process

```
/* A continuous concurrent process is sensitive
    to the source elements in the expression*/
wire x,y,z;
assign x = a & c;
assign z = b | c;
assign y = a ^ b;
```

# 3.2 Procedural process

#### 3.2.1 initial, always

```
/* Initial process executes only once
  and starts at 0 simulation time*/
initial
 begin
   reset = 1'b1;
   #100 \text{ reset} = 1'b0;
   #10 din = 1'b1;
    #10 din = 1'b0;
  end
/* always process executes repetitively
  and starts at 0 simulation time*/
always
 begin
   #10 clk = 0;
    #10 clk = 1;
  end
```

THE STEER











# 3.3 Events

```
/*always process with events gets
  triggerred whenever an event occurs*/
always@(posedge clk)
  begin
    if(reset)
       q <= 1'b0;
  else
       q <= d;
  end</pre>
```

THE STLEEN

THE STLEED N

FA STEED N

THANKE ON

ART LICENT



AR SILICON



# **Structured procedures**

# 4.1 **Blocking assignment**

```
/*The value of D at time "t" will be
  assigned to the final output Q3 at the same time "t"*/
always@(posedge clock)
  begin
    Q1 = D;
    Q2 = Q1;
    Q3 = Q2;
  end
```

# 4.2 Non-blocking assignment

```
/*The value of D at time "t" will be
  assigned to the final output Q3 at the time "t+3" cycles*/
always@(posedge clock)
  begin
    Q1 <= D;
    Q2 <= Q1;
    Q3 <= Q2;
end</pre>
```

# **4.3** <u>Tasks</u>

A ALERY





# 4.4 Functions

```
/*Functions are procedures that
  returns a single value*/
input [31:0]address;
output reg parity_reg;

function parity_cal(input[31:0]data);
  begin
    parity_cal = ~^data;
  end
endfunction

always@(address)
  parity_reg = parity_cal(address);
```



A A LEGA

# 4.5 Timing control statements

#### **4.5.1** Delays: {Inertial, Regular, Intra-assignment}

```
/*Inertial delay models are simulation delay models that
  filter pulses that are shorter than the propagation delay
  of Verilog gate primitives*/
  wire c;
  reg a,b;
  assign #2 c = a&b;
```

```
/*Regular delays for blocking assigments are additive*/
reg a,b;
initial
begin
   a = 1'b0;
   #5 b = 1'b1;
   #10 a = 1'b1;
   #100; //The process ends at 115ns
end
```

```
/*Regular delays for Non-blocking assigments are additive*/
reg a,b;
initial
  begin
    a <= 1'b0;
    #5 b <= 1'b1;
    #10 a <= 1'b1;
    #100; //The process ends at 115ns
end</pre>
```



```
/*Intra-assign delays for blocking assignments are additive*/
reg a,b;
initial
  begin
    a = 1'b0;
    b = #5 1'b1;
    a = #10 1'b1;
    #100; //The process ends at 115ns
end
```

```
/*Intra-assign delays for Non-blocking assignments are non-additive*/
reg a,b;
initial
begin
    a <= 1'b0;
    b <= #5 1'b1;
    a <= #10 1'b1;
    #100; //The process ends at 100ns
end</pre>
```

#### 4.5.2 Wait

```
/*Wait is level sensitive & blocks the below statements
  until the condition is true*/
initial
  begin
    a=0;
    c=0;
    while(1)
    #10 a = ~a;
  end

always
  begin
    wait(a)
    #1 c = ~c;
  end
```

#### 4.5.3 Event based timing

```
/*Event based timing control
  statements based on transitions*/
  initial
  begin
    @(negedge clk);
    reset = 1;
    @(negedge clk);
    reset = 0;
  end
```





# 4.6 Procedural blocks

#### 4.6.1 Sequential blocks

```
/*begin-end being sequential will call the tasks
  sequentially i.e one after other*/
initial
  begin
    task1;//task1 is called at 0ns
    task2;//task2 is called only after task1 is completed
    task3;//task3 is called only after task2 is completed
  end
```

#### 4.6.2 Parallel blocks

```
/*fork-join being parallel will invoke the tasks
  as 3 parallel threads*/
initial
  fork
   task1; //task1 is called at 0ns
   task2; //task2 is called at 0ns
   task3; //task3 is called at 0ns
  join
```

#### 4.6.3 Named blocks









#### **4.6.4** Disable

```
/*The disable statement can be used
  to disable a block itself*/
initial
 fork
   begin:B1
    reg [3:0]a;
     #30;
     disable B1;//The below statements within the block B1, will not execute after 30ns
     $display($time,"Value of a =%d",a);
   begin:B2 //This block will complete at 50ns
     reg [3:0]a;
     #50;
     a = 6;
     $display($time,"Value of a =%d",a);
    end
  join
```

#### **4.6.5** Branching constructs: {if else, case}

```
/*if-elseif-else implies priority*/
always@(posedge clk)
begin
  if(reset) //lst priority
   q <= 0;
  else if(load) //2nd priority
   q <= din;
  else //3rd priority
   q <= q + 1'b1;
end</pre>
```



#### **4.6.6** Looping constructs: {for, while, repeat, forever}

```
/*The for loop controls the execution
  of the below statements by a 3
  step process*/
  initial
  begin
    for(i=0;i<10;i=i+1)
     begin
    #10;
    y = i; //y gets value from 0 to 9 in every 10ns time-step
    end
end</pre>
```

```
/*The while loop executes a statement
until an expression becomes false*/
initial
begin
    #10;
    clk = 0;
    while(1) //The condition is always true hence it enters into infinite loop
    #10 clk = ~clk;
end
```



```
/*repeat is a finite loop*/
initial
begin
   repeat(10)
   write_t; //The task write_t is called for 10times
end
```

```
initial
begin
  #10;
  clk = 0;
  forever //The loop is an infinite loop
  #10 clk = ~clk;
end
```

THAT I CON

THAT I CON



AR SILICON



# System tasks & functions

#### 5.1 Display system tasks

#### 5.1.1 \$display, \$write, \$strobe, \$monitor

# 5.2 File operations

#### 5.2.1 File write

```
/*File output operation*/
integer channel;
initial
begin
    channel= $fopen("file.txt");
    $fmonitor(channel,$time,"a = %b,b = %b,z = %b",a,b,z);
#100;
    $fclose(channel);
end
```

```
integer chanel_1,chanel_2,comb;
initial
begin
    chanel_1 = $fopen("file1.out");
    chanel_2 = $fopen("file2.out");
    comb = chanel_1 | chanel_2;
    $fmonitor(comb,$time,"a = %b,b = %b,z = %b",a,b,z);
    #100;
    $fclose(chanel_1);
    $fclose(chanel_2);
end
```

AAN EAN

ARANGER,



#### 5.2.2 File read

#### init8x8.txt

```
@2
111111111
01010101
00000000
@6
xxxxzzzzz
1x1x1x1x
```

```
/*File input operation*/
reg [7:0]mem8x8[7:0];
initial
  begin
    $readmemb("init8x8.txt",mem8x8);
end
```

# 5.3 Simulation control system tasks

#### **5.3.1** \$finish

```
initial
begin
  /*Stimulus*/
  #100 $finish; //$finish will terminate the simulation after stimulus driven + 100ns
end
```

#### **5.3.2** \$stop

```
initial
  begin
  /*Stimulus*/
  /*Debugging the DUT output in a self checking Testbench*/
  $stop; //$stop will suspend the simulation for debug interactive purpose
  end
```







# 5.4 Randomizing function

#### **5.4.1** \$random

```
/*$random is used to generate random integers*/
initial
begin
#1 y = {$random}%10;//It randomizes y between 0 to 9
end
```

# 5.5 Command line input function

#### 5.5.1 \$test\$plusargs

```
/*$test$plusargs is a conditional simulator directive*/
initial
begin
   if ($test$plusargs("HELLO"))
    $display("Hello");
   if ($test$plusargs("WELCOME"))
    $display("Welcome");
   end

Run simulator with command mode +HELLO
   Simulator output :
   Hello

Run simulator with command mode +WELCOME
   Simulator output :
   Welcome
```

# **5.6** Simulation time functions

#### 5.6.1 **\$time**

```
/*$time returns simulation time as unsigned integer format*/
reg set;
parameter q = 10;
initial
begin
    $\text{$monitor($time,"set = $b",set);}$
    #q set = 0; //10 set = 0
    #q set = 1; //20 set = 0
end
```



#### 5.6.2 \$realtime

\$stime is same as \$time but it returns an integer which is 32bits.















# **Compiler directives**

# 6.1 'define

```
`define WIDTH 8
  `define DEPTH 256
module ram(clk,reset,din,radd,wadd,dout);
input clk,reset;
.....
input [(`WIDTH - 1) : 0]din;
input [(`WIDTH - 1) : 0]dout;

reg [(`WIDTH - 1):0]mem[(`DEPTH - 1):0];
.......
endmodule
```

# 6.2 `include

```
/*state definition.v*/
`define HOLD
`define RESET 1
`define SET
`define TOGGLE 3
`include "state_definition.v"
module jk(input clk,rst,j,k,
          output reg q);
always@(posedge clk or posedge rst)
  if(rst)
    q \le 1'b0;
  else
    begin
     case({j,k})
      `HOLD : q <= q;

`RESET : q <= 1'b0;

`SET : q <= 1'b1;
       `TOGGLE : q \leftarrow q;
      endcase
    end
endmodule
```













# 6.3 'timescale

```
`timescale lns/100ps
module timescale;

reg clk;
parameter cycle = 15;
always
begin
    #(cycle/2.0);
    clk = 0;
    #(cycle/2.0);
    clk = 1;
    end
endmodule
```

# 6.4 `ifdef

```
`define behavioral
module and_op (a, b, c);
output a;
input b, c;
`ifdef behavioral
  wire a = b & c;
`else
  and al (a,b,c);
`endif
endmodule
```

ARANGER D

THAT I CON

THE STATE OF








# **Verilog examples**

# 7.1 One bit full\_adder using half\_adder



```
module half_adder(a_in, b_in,sum_out,carry_out);
input a_in,b_in;
output sum_out,carry_out;

assign sum_out = a_in ^ b_in;
assign carry_out = a_in & b_in;
endmodule
```


```
module full_adder(a_in,b_in,carry_in,sum_out,carry_out);
input a_in,b_in,carry_in;
output sum_out,carry_out;
wire w1,w2,w3;
half_adder HA1(.a_in(a_in),.b_in(b_in),.sum_out(w1),.carry_out(w2));
half_adder HA2(.a_in(w1),.b_in(carry_in),.sum_out(sum_out),.carry_out(w3));
or OR1(carry_out, w2, w3);
endmodule
```








# 7.2 2:1 Multiplexer







# 7.3 **4:1 Multiplexer**



```
input [3:0] data_in;
input [1:0] sel_in;
output reg y_out;

always@( data_in,sel_in )
  begin
    case (sel_in)
    2'b00 : y_out = data_in[0];
    2'b01 : y_out = data_in[1];
    2'b10 : y_out = data_in[2];
    2'b11 : y_out = data_in[3];
    default : y_out = 0;
  endcase
  end
endmodule
```


module mux 4 1 (data in, sel in, y out)






# 7.4 <u>4:2 Priority Encoder</u>





# 7.5 <u>2:4 decoder</u>




```
module decoder( data_in, y_out) ;
  input [1:0] data_in;
  output reg [3:0] y_out ;
  always@(data_in)
  begin
    case (data_in)
    2'd0 : y_out = 4'b00001;
    2'd1 : y_out = 4'b0100;
    2'd2 : y_out = 4'b0100;
    2'd3 : y_out = 4'b1000;
    default : y_out = 4'b0000;
    endcase
  end
endmodule
```







# **7.6 ALU**



```
module alu (input [7:0] operand 1, operand 2,
            input enable,
            input [3:0] command,
            output [15:0] out);
  reg [15:0] tmp;
 parameter ADD
                = 4'b00000,
                 = 4'b0001,
            INC
                 = 4'b0010,
            SUB
            DEC = 4'b0011,
                = 4'b0100,
            MUL
            DIV.
            SHL = 4'b0110,
                = 4'b0111,
            SHR
            INV
                = 4'b1000,
            AND = 4'b1001,
                 = 4'b1010,
            OR
            NAND = 4'b1011,
            NOR = 4'b1100,
            XOR = 4'b1101,
            XNOR = 4'b1110,
            BUF = 4'b1111;
```



```
always@(operand 1,operand 2,command)
    begin
      case (command)
        ADD : tmp = operand_1 + operand_2;
        INC : tmp = operand_1 + 1;
SUB : tmp = operand_1 - operand_2;
        DEC: tmp = operand 1 - 1;
        MUL : tmp = operand_1 * operand_2;
        DIV : tmp = operand 1 / 2;
        SHL : tmp = operand 1 << 1'b1;
        SHR : tmp = operand 1 >> 1'b1;
        INV : tmp = ~operand_1;
        AND : tmp = operand \overline{1} & operand 2;
        OR : tmp = operand_1 | operand_2;
        NAND: tmp = ~(operand_1&operand_2);
        NOR : tmp = ~(operand_1|operand_2);
        XOR : tmp = operand_1 ^ operand_2;
        XNOR: tmp = ~(operand 1^operand 2);
        BUF : tmp = operand 1;
      endcase
  assign out = (enable)? tmp : 16'dz ;
endmodule
```


AN SILICIA

THANKE ON






# 7.7 <u>DFF-Synchronous reset</u>



# 7.8 DFF-Asynchronous clear




```
module dff_sync_rst (rst,clk,d,q,qbar);
input rst,clk,d;
output reg q;
output qbar;

always@(posedge clk)
   begin
   if (rst)
        q <= 1'b0;
   else
        q <= d;
   end
   assign qbar = ~q;
endmodule</pre>
```

```
module dff_async_clr (clr_n,clk,d,q,qbar);
  input clr_n, clk,d;
  output reg q;
  output qbar;


always@(negedge clk,negedge clr_n)
  begin
  if (~clr_n)
    q <= 1'b0;
  else
    q <= d;
  end
  assign qbar = ~q;
endmodule</pre>
```

# 7.9 Modulo 12 – Counter





#### 7.10 Dual port synchronous RAM – 256X8





THAT EDN


```
always@ (posedge clk)
    begin
       if( rst )
         begin
           for (i=0; i<RAM DEPTH; i=i+1)
             mem[i] \leftarrow 0;
           data out <= 0;
         end
       else
         begin
           if (wr enb)
             mem[wr_addr] <= data_in;</pre>
           if (rd enb)
             data out <= mem[rd addr] ;</pre>
         end
    end
endmodule
```








#### 7.11 Sequence detector-110(Moore overlapping)





```
module seq_det (clk,rst,seq_in,det_out);
  input clk,rst,seq_in;
  output det out;
  parameter IDLE = 4'b0001,
           s0 = 4'b0010,
           S1
                 = 4'b0100,
                 = 4'b1000;
           S2
  reg [3:0] present,next;
  always@(posedge clk) //Present state logic
   begin
      if (rst)
       present <= IDLE;</pre>
      else
       present <= next;</pre>
           THANKE BY
```

```
always@ (present, seq in) //Next state logic
   begin
     next = IDLE; //Default state
     case ( present )
       IDLE :begin if(seq_in) next = S0; end
       S0
            :begin if(seq_in)
                              next = S1; end
       S1
            :begin if(~seq in) next = S2;
                               next = S1; end
                   else
       S2
            :begin if(seq_in) next = S0; end
     endcase
   end
 assign det = (present == S2) ? 1:0; //Output logic
endmodule
              AL CON
```



