

# ESDII Lab 2- PWM Module

Aliana Tejeda CPET

## I. INTRODUCTION

THE purpose of this lab was to create an PWM module that allows the user to control the duty cycle and period of the module.

## II. CODE

### A. Comparison & Conclusion

The **Top.vhd** file is composed of two if statements that compare the duty count to the period count. The signal called counter\_sig has the range that is from “0 to 67108864” which holds the count to count to 50Mhz. while the count\_sig is increments if it hits the same count as the period, it restarts, as well as if it reaching the count of the duty it will restart. As for the output, as long as the count is less than the duty, the output will be a 1.

## III. CODE DISCUSSION

The if statements that compare the duty and period counts

```

52 process (CLOCK, reset)
53 begin
54   if (reset = '1') then
55     counter_sig <= 0;
56     output_sig <= '0';
57   else
58     if (rising_edge(CLOCK)) then
59       if (en = '1') then
60         counter_sig <= counter_sig + 1;
61         if (counter_sig >= unsigned(DUTY)) then
62           output_sig <= '0';
63         else
64           output_sig <= '1';
65         end if;
66       else
67         if (counter_sig = unsigned(PERIOD)) then
68           -- PWM output is '1' for 2 clocks on every period if duty cycle = 0%. Must set PWM output to '0' to prevent
69           output_sig <= '1';
70           counter_sig <= 0;
71         else
72           counter_sig <= counter_sig + 1;
73           --output_sig <= '0';
74         end if;
75       end if;
76     end if;
77   end process;
78   PWM <= output_sig;
79
80
81

```

The signals set for the different duty cycles and the static period

```

46 signal clk           :std_logic := '0';
47 signal resetp        :std_logic := '1';
48
49 signal enable         :std_logic := '0';
50 signal tbperiod       :std_logic_vector(25 downto 0) := "00000000010000000000000000"; --50khs
51
52 signal tbduty50       :std_logic_vector(25 downto 0) := "00000000001000000000000000"; --50% DUTY
53 signal tbduty25       :std_logic_vector(25 downto 0) := "00000000000100000000000000"; --25% DUTY
54 signal tbduty75       :std_logic_vector(25 downto 0) := "00000000000100000000000000"; --75% DUTY
55 signal tbduty10       :std_logic_vector(25 downto 0) := "0000000000000100110011001"; --10% DUTY
56
57
58 signal pwm_sig10      :std_logic;
59 signal pwm_sig25      :std_logic;
60 signal pwm_sig50      :std_logic;
61 signal pwm_sig75      :std_logic;
62
63

```

The multiple port maps for sending in the different duty cycles to be tested

```

67 -- Unit under test
68 uut10: Top
69 port map (
70   CLOCK      => clk,
71   reset      => resetp,
72   en         => enable,
73   PERIOD     => tbperiod,
74   DUTY       => tbduty10,
75   PWM        => pwm_sig10
76 );
77
78 -- Unit under test
79 uut25: Top
80 port map (
81   CLOCK      => clk,
82   reset      => resetp,
83   en         => enable,
84   PERIOD     => tbperiod,
85   DUTY       => tbduty25,
86   PWM        => pwm_sig25
87 );
88
89 -- Unit under test
90 uut50: Top
91 port map (
92   CLOCK      => clk,
93   reset      => resetp,
94   en         => enable,
95   PERIOD     => tbperiod,
96   DUTY       => tbduty50,
97   PWM        => pwm_sig50
98 );
99
100 -- Unit under test
101 uut75: Top
102 port map (
103   CLOCK      => clk,
104   reset      => resetp,
105   en         => enable,
106   PERIOD     => tbperiod,
107   DUTY       => tbduty75,
108   PWM        => pwm_sig75
109 );
110

```