



Student Name: \_\_\_\_\_ Section #: \_\_\_\_\_

### Introduction:

You are to instantiate a PWM module on hardware with VHDL that accepts a period, enable signal, and duty cycle from linux and generates a PWM pulse train output.

### Requirements for the PWM module:

- shall have an enable pulse and both the duty cycle and the period as module inputs.
- shall use basic entity inputs and not use 'generics' for the period and duty inputs.
- shall use an AXI lite interface to control the module from a **graphical user interface [GUI]**.
- shall visualize the PWM waveform on an oscilloscope.

### Tech Memo:

Create a tech memo describing the hierarchy and organization of your code base. Include block diagrams, flow charts, screen shots, background information, and anything else that would be helpful for someone receiving your code base.

### Due Date:

You will have roughly 7 days to work on each lab. Labs are due at midnight either on Mon or Wed one week after your scheduled lab time. You are expected to put in 2-4 hours of work outside of scheduled lab time as there are no other homework assignments, quizzes, or tests during the first 6 labs.

### Lab Submission:

1. Submission Link  
<https://my.pcloud.com/#page=puplink&code=CtY7ZQY58NO2kO3hmq2yGflaNH0B8pa47>
2. Submit a single zip file with all code, tech memo, and demonstration video showing basic functionality
3. Sample folder structure
  - a. src
  - b. doc
  - c. vid

### Grading:

Labs will be graded against the below rubric. Late labs will get a 0.

Grade	Description
0	Lab handed in late, or not handed in
1	Poor quality or no demonstration video
2	Average quality
3	High quality