### ESDII Lab 2- PWM Module

Aliana Tejeda CPET

#### I. INTRODUCTION

HE purpose of this lab was to create an PWM Tmodule that allows the user to control the duty cycle and period of the module.

#### II. Code

### A. Comparison & Conclusion

The **Top.vhd** file is composed of two if statements that compare the duty count to the period count. The signal called counter-sig has the range that is from "0 to 67108864" which holds the count to count to 50Mhz. while the count\_sig is increments if it hits the same count as the period, it restarts, as well as if it reaching the count of the duty it will restart. As for the output, as long as the count is less than the duty, the output will be a 1.

#### III. CODE DISCUSSION

#### The if statements that compare the duty and period counts

```
process (CLOCK, reset)
      if (reset = '1') then
        counter_sig <= 0;</pre>
         output_sig <= '0';
      elsif (rising_edge(CLOCK)) ther
   if(en = '1') then
           counter_sig <= counter_sig + 1;
             if (counter_sig >= unsigned(DUTY)) then
  output_sig <= '0';</pre>
                 output sig <= '1';
             if (counter sig = unsigned(PERIOD)) then
             - PWM output is '1' for 2 clocks on every period if duty cycle = 0%. Must set PWM output to '0' to prevent
               output sig <= '1';
                counter sig <= 0;
                 counter_sig <= counter_sig + 1;</pre>
                    output sig <= '0';
             end if:
            end if:
     end process;
81 PWM <= output sig:
```

# The signals set for the different duty cycles and the static period

```
signal clk
signal resetp
                            :std_logic :='1';
signal enable
                            :std logic :='0';
signal tbperiod
                            :std_logic_vector(25 downto 0) := "0000000001000000000000000"; --50khs
                              :std_logic_vector(25 downto 0) := "00000000010000000000000"; --50% DUTY
                              :std logic vector(25 downto 0) := "000000000010000000000000"; --25% DUTY :std logic vector(25 downto 0) := "000000000110000000000000"; --75% DUTY
signal tbduty25
signal tbduty75
signal tbduty10
                              :std logic vector(25 downto 0) := "0000000000001100110011001"; --10% DUTY
signal pwm_sig10
                              : std_logic;
: std logic;
signal pwm_sig25
signal pwm sig50
signal pwm_sig75
```

# The multiple port maps for sending in the different duty cycles to be tested

```
- Unit under test
    uut10: Top
      port map (
                 CLOCK
                              => clk,
                 reset
                              => resetp.
                              => enable,
                 en
                 PERTOD
                              => tbperiod,
                 DUTY
                              => tbduty10,
                 PWM
                              => pwm_sig10
78
79
     -- Unit under test
    uut25: Top
                 CLOCK
                              => clk,
                 reset
                              => resetp,
                 en
PERIOD
                              => enable,
                              => tbperiod.
                              => tbduty25,
                 PWM
                              => pwm_sig25
     -- Unit under test
    uut50: Top
      port map
                 CLOCK
                              => clk,
                              => resetp,
                 reset
                 en
                              => enable,
                 PERIOD
                              => tbperiod,
                 DUTY
                              => tbduty50
                 PWM
                              => pwm_sig50
     -- Unit under test
    uut75: Top
      port map (
                 CLOCK
                              => clk,
                 reset
                              => resetp,
                              => enable,
                 en
                 PERIOD
                              => tbperiod,
                              => tbdutv75.
                 DUTY
                              => pwm_sig75
```