
NM7010B⁺ Datasheet (Ver. 1.3)





©2007 WIZnet Co., Inc. All Rights Reserved.

For more information, visit our website at http://www.wiznet.co.kr



Document History Information

Revision	Data	Description
Ver. 1.0	OCTOBER, 2006	Release with NM7010B ⁺ Launching
Ver. 1.1	June 29, 2007	Add SPI signal Pin description(A14-A11)
Ver.1.2	July 24, 2007	PHY Chip Change (RTL8201CP -> IP101A) For more information, refer to NM7010B+ schematic.
Ver.1.3	January 9, 2008	Add power consumption in Feature





WIZnet's Online Technical Support

If you have something to ask about WIZnet Products, Write down your question on Q&A Board in WIZnet website (www.wiznet.co.kr). WIZnet Engineer will give an answer as soon as possible.





Table of Contents

1.	In ⁻	ntroduction	5
	1.1.	Features	5
	1.2.	Block Diagram	5
2.	Pir	in Assignments & descriptions	6
	2.1.	Pin Assignments	6
	2.2.	Power & Ground	7
	2.3.	MCU Interfaces	8
	2.4.	Network status & LEDs	10
	2.5.	Miscellaneous Signals	10
3.	Tir	iming Diagrams	11
	3.1.	Reset Timing	11
	3.2.	Register/Memory READ Timing	12
	3.3.	Register/Memory WRITE Timing	
	3.4.	SPI Timing	
4.	Di	imensions	15
5.	Co	onnector Specification	16
6.	Sc	chematic	17
7.	Pa	artlists	19



1. Introduction

NM7010B⁺ is the network module that includes W3150A⁺ (TCP/IP hardwired chip), Ethernet PHY (**IP101A**), MAG-JACK (RJ45 with X'FMR) with other glue logics. It can be used as a component and no effort is required to interface W3150A⁺ and PHY chip. The NM7010B⁺ is an ideal option for users who want to develop their Internet enabling systems rapidly.

NM7010B⁺ consists of W3150A⁺, Ethernet PHY and MAG-JACK.


■ TCP/IP, MAC protocol layer: W3150A⁺

Physical layer: Ethernet PHYConnector: MAG-JACK

1.1. Features

- Supports 10/100 Base TX
- Supports half/full duplex operation
- Supports auto-negotiation and auto crossover detection
- IEEE 802.3/802.3u Complaints
- Operates 3.3V with 5V I/O signal tolerance
- Supports network status indicator LEDs
- Includes Hardware Internet protocols: TCP, IP Ver.4, UDP, ICMP, ARP, PPPoE, IGMP
- Includes Hardware Ethernet protocols: DLC, MAC
- Supports 4 independent connections simultaneously
- Supports MCU bus Interface and SPI Interface
- Supports Direct/Indirect mode bus access
- Supports Socket API for easy application programming
- Interfaces with Two 2.0mm pitch 2 * 14 header pin
- Maximum Power Consumption is 160mA at 3.3V


1.2. Block Diagram





2. Pin Assignments & descriptions

2.1. Pin Assignments



		JP	3		
VCC	1		•	2	ЛИТ
MR	3	•	•	4	/RD
/CS	5	•	•	6	NC
A14	7	•	•	8	GND
A12	9	•	•	10	A13
A10	11	•	•	12	A11
GND	13	•	•	14	A9
A8	15	•	•	16	A7:
A6	17	•	•	18	A5
A4	19	•	•	20	A3
A2	21	•	•	22	A1
A0	23	•	•	24	GND
NC	25	•		26	NC

GND /RESET GND NC L_COL GND L_100ACT SPI_EN L_10ACT L DUPX L_LINK 13 GND GND D3 D2 D4 D5 21 D7 D6 GND VCC NC 27

I : Input O : Output I/O : Bi-directional Input and output P : Power

NC



2.2. Power & Ground

Symbol	Туре	Pin No.	Description
VCC	Р	JP1:1, JP2:24	Power: 3.3 V power supply
GND	Р	JP1 : 8, JP1 : 13,	Ground
		JP1 : 24, JP2 : 1	
		JP2 : 4, JP2 : 7	
		JP2 : 13, JP2 : 14	
		JP2 : 23	





2.3. MCU Interfaces

Symbol	Туре	Pin No.	Description		
A14	I	JP1:7	ADDRESS PIN OR SCLK(Serial Clock)		
			This pin is used to select a register or memory.		
			When asserting SPI_EN pin high, this pin is used to		
			SPI Clock signal Pin.		
A13	- 1	JP1 : 10	ADDRESS PIN or /SS (Slave Select) *		
			This pin is used to select a register or memory.		
			When asserting SPI_EN pin high, this pin is used to		
			SPI Slave Select signal Pin. In only SPI Mode, this pin		
			is active low		
A12	1	JP1:9	ADDRESS PIN or MOSI (Master Out Slave In) *		
			This pin is used to select a register or memory.		
			When asserting SPI_EN pin high, this pin is used to		
			SPI MOSI signal pin.		
A11	I/O	JP1 : 12	ADDRESS PIN or MISO (Master In Slave Out) *		
			This pin is used to select a register or memory.		
			When asserting SPI_EN pin high, this pin is used to		
			SPI MISO signal pin.		
A10~A8	I	JP1 : 11, JP1 : 14	Address		
		JP1 : 15	Used as Address[10-8] pin		
A7~A0	- 1	JP1 : 16 ~ JP1 : 23	Address		
			Used as Address[7-0] pin		
D7~D0	I/O	JP2 : 21, JP2 : 22	Data		
		JP2 : 19, JP2 : 20	8 bit-wide data bus		
		JP2:17, JP2:18			
		JP2:15, JP2:16			
/CS	I	JP1 : 5	Module Select : Active low.		
			/CS of W3150A ⁺		
/RD	I	JP1 : 4	Read Enable : Active low.		
			/RD of W3150A ⁺		
/WR	I	JP1:3	Write Enable : Active low		
			/WR of W3150A ⁺		



/INT	0	JP1 : 2	Interrupt : Active low	
			After reception or transmission it indicates that the	
			W3150A ⁺ requires MCU attention.	
			By writing values to the Interrupt Status Register of	
			W3150A ⁺ the interrupt will be cleared.	
			All interrupts can be masked by writing values to the	
			IMR of W3150A ⁺ (Interrupt Mask Register).	
			For more details refer to the W3150A ⁺ Datasheet	





2.4. Network status & LEDs

You can observe the network status using MAC-JACK LEDs. LED interface can be extended to the LED of the main board.

Symbol	Туре	Pin No.	Description		
L_COL	0	JP2 : 6	Collision LED: Active low when collisions occur.		
			Link 100/ACT LED: Active low when linked by 100		
L_100ACT	0	JP2 : 8	Base TX, and blinking when transmitting or receiving		
			data.		
1 40ACT	10ACT O JP2 : 10		Link 10/ACT LED: Active low when linked by 10 Base		
L_10AC1			T, and blinking when transmitting or receiving data.		
I DUDY		ID2 : 44	Full Duplex LED : Active low when in full duplex		
L_DUPX	0	JP2 : 11	operation. Active high when in half duplex operation.		
L_LINK	0	JP2 : 12	Link LED : Active low when linked		

2.5. Miscellaneous Signals

Symbol	Туре	Pin No.	Description		
			Reset : Active low		
/RESET		JP2 : 2	Reset W3150A, RTL8201BL chip. For		
RESET	'	JF2 . 2	complete reset function this pin must be		
			asserted low for at least 10ms.		
			SPI Enable		
			This pin selects Enable/disable W3150A+		
			SPI Mode		
			This pin is internally pulled low for previous		
			W3150A users. Even if there is no signal		
SPI_EN	- 1	JP2:9	connection to this pin, it asserts low		
			internally. So change to new version		
			W3150A ⁺ including SPI interface, there is no		
			effort to change previous board design.		
			Low = Disable W3150A ⁺ SPI Mode		
			High = Enable W3150A ⁺ SPI Mode		
NC	_	JP1 : 6, 25, 26, 27, 28	Not Connect		
140	_	JP2: 3, 5, 9, 25, 26, 27, 28			

10/19




3. Timing Diagrams

NM7010B⁺ provides following interfaces of W3150A⁺

- -. Direct/Indirect mode bus access
- -. SPI access


3.1. Reset Timing



Symbol	Parameter	Min	Max
t _{RST}	Reset Cycle Time	2 us	-
t _{RLC}	/RESET to internal PLOCK	-	10 ms




3.2. Register/Memory READ Timing



Symbol	Parameter	Min	Max
t _{RC}	Read Cycle Time	80 ns	-
t _{cvo}	/CS to Valid Output	-	80 ns
t _{RVO}	/RD to Valid Output	-	80 ns
t _{CLZ}	/CS to Low-Z Output	0 ns	-
t _{RLZ}	/RD to Low-Z Output	0 ns	-
t _{CHZ}	/CS to High-Z Output	-	1 ns
t _{RHZ}	/RD to High-Z Output	-	1 ns




3.3. Register/Memory WRITE Timing



Symbol	Parameter	Min	Max
t _{WC}	Write Cycle Time	70 ns	-
t _{cw}	/CS to Write End	70 ns	
t _{WP}	/WR Pulse width	63 ns	_
t _{SD}	/WR low to SD valid	-	14 ns
t _{HD}	Data Hold from Write End	0 ns	-




3.4. SPI Timing





Description	Mode	Min	Max
1 /SS low to SCLK	Slave	21 ns	-
2 Input setup time	Slave	7 ns	-
3 Input hold time	Slave	28 ns	
4 Output setup time	Slave	7 ns	14 ns
5 Output hold time	Slave	21 ns	-
6 SLKC time	Slave	70 ns	



4. Dimensions








Symbols		Dimensions (mm)		
	Α	48.0		
	В	4.0		
	С	25.0		
D		22.4		
E		18.4		
F		1.0		
G		2.0		
Н		2.0		
I		16.0		
J		13.4		

15/19




5. Connector Specification





6. Schematic





[Parts Revision History]

	Description	Parts	
Before	W3150A ⁺ + RTL8201CP	R1: 4.7K OHM ARRAY	
		R4:1K OHM	
		R8 : 2K OHM 1%	
		U3: RTL8201CP	
After	W3150A+ + IP101A-LF	R1 : Not mounted	
		R4 : Not mounted	
		R8: 6.2K OHM 1%	
		U3 : IP101A-LF	

^{*} If you have the hardware having previous parts, refer to the NM7010B⁺ datasheet V1.1 for the usage. For more stable operation, we recommend using the part revised hardware.



7. Partlists

Item	Q.ty	Reference	Part	Tech. Characteristics	Package
1	1	CP1	22uF	16Vmin 10%	EIA/IECQ 3528
2	1	CP2	2.2uF	10Vmin 10%	EIA/IECQ 3216
3	1	CP3	10uF	10Vmin 10%	EIA/IECQ 3216
4	17	C1,C2,C3,C4,C5, C6,C7,C8,C9,C10, C11,C12,C14,C15, C17,C18,C19	0.1uF	50V-20% Ceramic	CASE 0603
5	2	C13,C16	18pF	50V-20% Ceramic	CASE 0603
6	1	D1	1SS181 Switching Diode		SC-59
7	2	JP2,JP1	2X14 28PIN 2mm DIP STRAIGHT Header	2 X 14 2mm pitch	
8	2	L3,L1	120R Chip Ferrite Bead	120R@100MHz 300mA	CASE 0603
9	1	L2	4.7uH Chip Ferrite Inductor	4.7uH, 50mA	CASE 0805
10	0	R4	1K	NOT MOUNTED	
11	1	R6	1.5K	1/10W-5% SMD	CASE 0603
12	1	R8	6.2K 1%	1/10W-1% SMD	CASE 0603
13	2	R12,R3	200	1/10W-5% SMD	CASE 0603
14	4	R5,R7,R9,R11	51 1%	1/10W-1% SMD	CASE 0603
15	1	R10	4.7K	1/10W-5% SMD	CASE 0603
16	1	R2	4.7K Chip Array(0603 X 4)	50V-5% SMD Chip-Array	CASE 1206
17	0	R1	4.7K Chip Array(0603 X 4)	NOT MOUNTED	
18	1	U1	W3150A ⁺		LQFP64
19	1	U3	IP101A		LQFP48
20	1	U2	RD1-125BAG1A MAG- JACK	Transformer + RJ45	
21	1	Y1	25MHz Crystal	Holder Type, CL=18pF	ATS-25U
22	1		NM7010B+ REV1.0 FR4 1.6T 4LAYER	PRINTED CIRCUIT BOARD	