
recoverable
gate-failed ⇒ certificate
erased ⇒ certificate
error in recovered L2 hit ratio
(median |predicted − true|)
1.0
0.8
0.6
0.4
0.2
0.0
pre-registered
gate 0.055
recoverable
(n=6)
0.04
cross-group
reuse unseen
(n=7)
0.32
staging buffers
unseen (n=7)
0.13
0.92
operand tiles staged on-chip (n=9)
no observable
cell (n=0):
reuse is
thread-private
memory
streaming
reduction /
normalize
intermediate
buffers
matrix
multiply
register
spill