



Title		
MAIN PAGE		
Size	Number	Revision
A		2
Date:	10/27/2021	Sheet 1 of 9
File:	C:\Users\...\Main_Connector.SchDoc	Drawn By: Joe DeFrancisco


12V Critical




Module Board Interface




PB and PC Interface




Main CAN




Relays




Pack Fans



EXTERNAL KILL




Array & External Charge Interface




Notes


- J17 and J10 are buffered on precharge and powerboard

Title Connectors			PRISUM		
Size: A3	Number: *	Revision 2	*		
Date: 10/27/2021	Time: 5:21:55 PM	Sheet 13 of 13	*		
File: C:\Users\Jake\OneDrive\Documents\College\Clubs\Solar Car\BPS\Headnode\Altium Project\Connector_Exp_SchDoc					

Array & External Charge Enable Logic




Array & External Charger Interface




Notes

- POWER_EN and DRIVE_EN is logic high when 0V,
logic low when 5V

To Powerboard



To Precharge



Title

Interface

Size

A

Number

Date: 10/27/2021


File: C:\Users\...\Interface_exp.SchDoc

Revision

Rev5

Sheet 2 of 9

Drawn By: Joe DeFrancisco




NOTES:
Fault Line Driver is a voltage source for the Analog Fault line that runs through the battery pack.
The wiring for the module board will need to be a single string. Current requirement should be small because on loop back to HN, it drives an NMOS gate.

INPUT

5V REGULATOR


OUTPUT



Notes

- R22 will be needed as a trim up resistor due to the voltage drop across D5. This can vary board to board so measure the output voltage without R20 or R22 soldered to see what voltage needs to be calculated to pull it up.


2.5V REFERENCE




Title **Voltage Regulators and ADC References**

Size	Number	Revision
A		
Date:	10/27/2021	Sheet 6 of 9
File:	C:\Users\...\Regulators_References.SchDoc	Drawn By: Joe DeFrancisco


MCAN




INPUTS



OUTPUTS



POWER PINS




Title	Compute Module Interface		*
Size:	A4	Number:*	*
Date:	10/27/2021	Time: 5:21:56 PM	Sheet 6 of 8
File:	C:\Users\Jake\OneDrive\Documents\College\Clubs\Solar Car\BPS\Headnode\Altium Project\Compute.SchDoc		*



Relay Logic Input

Charge Relay Logic

Relay Logic Output




Title		
Switch Relays		
Size	Number	Revision
A		
Date:	10/27/2021	Sheet 8 of 9
File:	C:\Users\...\Power_Switch.SchDoc	Drawn By: Jake Hafele

Relay Logic Output



The diagram illustrates the logic for a negative relay. It shows a 5VDC supply connected to a 10k resistor (R40) and a 0.1uF capacitor (C15). The output of the capacitor is connected to the negative relay switch (NEG_REL_SW_EN). The output of the 10k resistor is connected to the negative relay (NEG_REL_EN). The diagram also shows an AND gate (U4C, MC14073BDG) and a buffer (U4D, VCC GND). The output of the AND gate is connected to the negative relay switch (NEG_REL_SW_EN). The output of the buffer is connected to the negative relay (NEG_REL_EN). The diagram is titled 'Relay Logic'.

Title		
Relay Logic		
Size	Number	Revision
A		
Date:	10/27/2021	Sheet 9 of 9
File:	C:\Users\...Relay_Logic.SchDoc	Drawn By: Jake Hafele



Headnode: Rev 2
HARDWARE DESIGNERS: FIRMWARE:
JAKE HAFELE WILL GALLIES
SI YUAN SIM KYLE CZUBAK
JOE DEFRANCISCO