CS 61C Spring 2015 Discussion 10 – Cache Coherency

MOESI Cache Coherency

With the MOESI concurrency protocol implemented, accesses to cache accesses appear *serializiable*. This means that the result of the parallel cache accesses appear the same as if there were done in serial from one processor in some ordering.

State					Can write without
	date?	to date?	copy?	other's reads?	changing state?
Modified	Yes	No	No	Yes, Required	Yes
Owned	Yes	Maybe	Maybe	Yes, Optional	No
Exclusive	Yes	Yes	No	Yes, Optional	No
Shared	Yes	Maybe	Maybe	No	No
Invalid	No	Maybe	Maybe	No	No

1. Consider the following access pattern on a two-processor system with a direct-mapped, write-back cache with one cache block and a two cache block memory. Assume the MOESI protocol is used, with write- back caches, write-allocate, and invalidation of other caches on write (instead of updating the value in the other caches).

Time	After Operation	P1 cache state	P2 cache state	Memory @ 0 up to date?	Memory @ 1 up to date?
0	P1: read block 1	Exclusive (1)	Invalid	YES	YES
1	P2: read block 1				
2	P1: write block 1				
3	P2: write block 1				
4	P1: read block 0				
5	P2: read block 0				
6	P1: write block 0				
7	P2: read block 0				
8	P2: write block 0				
9	P1: read block 0				

Concurrency

2. Consider the following function:

- a. What are some data races that could occur if this function is called simultaneously from two (or more) threads on the same accounts? (Hint: if the problem isn't obvious, translate the function into MIPS first)
- b. How could you fix or avoid these races? Can you do this without hardware support?

Midterm Questions:

3.	Summer '12, MT1, Q1f
	In our 32-bit single-precision floating point representation, we decide to convert one significand bit
	to an exponent bit. How many denormalized numbers do we have relative to before? (Circle one)
	More Fewer
Ro	unded to the nearest power of 2, how many denorm numbers are there in our new format?
(A	nswer in IEC format)
4.	Fall '14, Final, M2a-d
ha	sume we are working in a 32-bit virtual and physical address space, byte-address memory. We re two caches: cache A is a direct-mapped cache, while cache B is fully associative with LRU lacement policy. Both are 4 KiB caches with 256 B blocks and write-back policy. Show all work!
a)	For cache B , calculate the number of bits used for the <u>Tag</u> , <u>Index</u> , and <u>Offset: T: I: O:</u>
Co	nsider the following code:
	int32_t H[32768]; // 32768 = 2^15. H is block-aligned.
	for (uint32_t i = 0; i < 32768; i += 2048) H[i] += 1;
	for (uint32_t i = 1; i < 32768; i += 2048) H[i] += 2;
L	If the code was a superior of the A. what we all the bit acts be?
D)	If the code were run on cache A , what would the hit rate be? %
c)	If the code were run on cache B , what would the hit rate be? %
d)	Consider several modifications, each to the original cache A . How much will the modifications change the hit-rate and why?
	i. Same cache size, same block size, 2-way associativity
	" Davida the each size come block size
	ii. Double the cache size, same block size
	iii. Same cache size, block size is reduced to 8B