## **CS61C Spring 2015 Discussion 3**

## 1. Translate the following C code into MIPS.

```
// Strcpy:
                                             addiu $t0, $0, 0
// $s1 -> char s1[] = "Hello!";
                                       Loop: addu $t1, $s1, $t0 # s1[i]
// $s2 -> char *s2 =
                                             addu $t2, $s2, $t0 # s2[i]
// malloc(sizeof(char)*7);
                                             lb $t3, 0($t1) # char is
int i=0;
                                             sb $t3, 0($t2)
                                                                # 1 byte!
                                             addiu $t0, $t0, 1
do {
                                             addiu $t1, $t1, 1
   s2[i] = s1[i];
                                                  lb $t4, 0($t1)
   i++;
} while(s1[i] != ' \0');
                                              bne $t4 $t1 loop
s2[i] = ' \0';
                                       Done: sb $t4, 1($t2)
// Nth Fibonacci(n):
// $s0 -> n, $s1 -> fib
                                              beq $s0, $0, Ret0
// $t0 -> i, $t1 -> j
                                              addiu $t2, $0, 1
// Assume fib, i, j are these values
                                             beq $s0, $t2, Ret1
int fib = 1, i = 1, j = 1;
                                             addiu $s0, $s0, -2
                                       Loop: bne $s0, $0, RetF
if (n==0) return 0;
else if (n==1) return 1;
                                             addu $s1, $t0, $t1
n = 2;
                                             addiu $t0, $t1, 0
while (n != 0) {
                                             addiu $t1, $s1, 0
   fib = i + j;
                                             addiu $s0, $s0, -1
   j = i;
                                                j Loop
   i = fib;
                                       Ret0: addiu $v0, $0, 0
   n--;
                                             j Done
                                       Ret1: addiu $v0, $0, 1
return fib;
                                             j
                                                 Done
                                       RetF: addu $v0, $0, $s1
                                       Done: ...
// Collatz conjecture
                                       L1: addiu $t0, $0, 2
// $s0 -> n
                                             div $s0, $t0
                                                              # puts (n%2) in $hi
                                             mfhi $t0
                                                              \# sets $t0 = (n%2)
unsigned n;
                                                  bne $t0, $0, L2
L1: if (n % 2) goto L2;
goto L3;
L2: if (n == 1) goto L4;
                                             j L3
n = 3 * n + 1;
                                       L2: addiu $t0, $0, 1
goto L1;
                                             beq $s0, $t0, L4
L3: n = n >> 1;
                                             addiu $t0, $0, 3
goto L1;
                                             mul $s0, $s0, $t0
L4: return n;
                                             addiu $s0, $s0, 1
                                             j L1
                                            srl $s0, $s0, 1
                                       L3:
                                              j L1
                                       L4:
```

## **MIPS Addressing Modes**

- We have several **addressing modes** to access memory (immediate not listed):
  - O Base displacement addressing: Adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb)
  - O **PC-relative addressing**: Uses the PC (actually the current PC plus four) and adds the I-value of the instruction (multiplied by 4) to create an address (used by I-format branching instructions like beq, bne)
  - O **Pseudodirect addressing**: Uses the upper four bits of the PC and concatenates a 26-bit value from the instruction (with implicit 00 lowest bits) to make a 32-bit address (used by J-format instructions)
  - O Register Addressing: Uses the value in a register as a memory address (jr)
- 2. You need to jump to an instruction that  $2^28 + 4$  bytes higher than the current PC. How do you do it? Assume you know the exact destination address at compile time. (Hint: you need multiple instructions)

lui \$at [

3. You now need to branch to an instruction  $2^17 + 4$  bytes higher than the current PC, when \$t0 equals 0. Assume that we're not jumping to a new  $2^28$  byte block. Write MIPS to do this.

bne \$t0, \$0, 1 j 0b1 0000 0000 0000 0000

4. Given the following MIPS code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your green sheet!):

5. What instruction is 0x00008A03?

sra \$s1 \$0 8