



01205241 Digital Circuit and Logic Design

Academic Year 2020, First Semester

Mini Project 2

Combinational Logic Circuit Design

Present to

Asst.Prof. Dusit Thanapatay

Presented to

Miss Areeya Yiampanomkhun 6210554709 (sec 450)

Mr. Krit Jaithawin 6210554717 (sec 450)

Mr. Jakkaphob Kongthanarith 6210554725 (sec 450)

work (50%)	Option		Neat& Safety (10%)	Presentation Q&A (15%)	Report (25%)			
	Bonus (20%)	Option Detail (Add or reduce)			Method (15%)	Item&prices (3%)	Prob&Soln (5%)	Neat (2%)

PREFACE

This report are part of secound digital project in subject Digital Circuits and Logic Design semester 1/2020 sec 450 presented to Asst prof Dusit Thanapatay. We describe the project process and how can it work. We build 3 modes in this project which begins with ready mode , input mode and display mode.

Areeya Yiampanomkhun

Krit Jaithawin


Jakkaphob Kongthanarith

Index

-preface	2
-ready mode	3
-input mode	4
-display mode	5

Ready Mode

- When turn on the power , The circuit begins with **ready mode**
- In this mode , all 4 digits of seven-segment display start blinking 1 Hz of “0000” three times
- After that show “0000” without blinking until there is some assert input.



Code working process :

- Deferment clock from 10 Hz to 1 Hz (1 Hz = 1 sec)
- Count CLK until complete output blinking 3 times then CLK become 10 MHz

(Main Module)

```
1  `timescale 1ns / 1ps
2
3  module seven_segment_count(
4  input  clk, // Main Clock 25 MHz
5  input  btnU,btnL,btnR,btnD,btnC,
6
7  output [6:0]seg,
8  output [3:0]an
9  );
10 wire [15:0] out_hex;
11 reg [15:0] i_hex;
12 reg [15:0] o_hex;
13 reg [15:0] main_hex;
14 wire [15:0] oo_hex;
15
16 wire switch;
17 reg clr;
18 reg [1:0] state = 2'b00;
19 wire w_Switch_5;
20
21 // apply ok BTN to the center botton
22 Debounce_Switch Debounce_Switch_C
23 (.i_Clk(clk),
24 .i_Switch(btnC),
25 .o_Switch(w_Switch_5));
26
27 Clock_divider display_blink (
28 .clk(clk),
29 .divided_clk(switch)
30 );
31
32 Seven_Segment_counter ready_and_input (
33 .clk(clk),
34 .btnU(btnU),
35 .btnL(btnL),
36 .btnR(btnR),
37 .btnD(btnD),
38 .out_hex(out_hex)
39 );
40
41
42 always@ (posedge clk)
43 begin
```

First we have to declare CLK, all of tool, input and output

(Code : Blink)

```
3  module Clock_divider(  
4  input wire clk,  
5  output reg divided_clk);  
6  
7  localparam divider_value = 49999999;  
8  integer Round_c = 0;  
9  integer Value_of_counter = 0;  
10  
11  always@ (posedge clk)  
12  begin  
13      if (Value_of_counter == divider_value)  
14      begin  
15          Value_of_counter <= 0;  
16          Round_c<=Round_c+1;  
17      end  
18      else  
19          Value_of_counter <= Value_of_counter+1;  
20  end  
21  
22  always@ (posedge clk)  
23  begin  
24      if(Round_c <= 5)  
25      begin  
26          if(Value_of_counter == divider_value)  
27              divided_clk <= ~divided_clk;  
28          else  
29              divided_clk <= divided_clk;  
30          end  
31      else if(Round_c>6)  
32          divided_clk = 1;  
33  end  
34  endmodule  
35
```

When we execute the program by clicking 'Program Device' the program will run while checking the 'Value_of_Counter' valuable, if it reached the value we set (aka 'Divider_value' variable) it will opposite it current state (if the light is on, it will be turned off, on the other hand, if it off it will be turned on) and resetting itself back to 0 will increase value of 'Round_c' by 1., otherwise, it will increase value of 'Value_of_counter' by 1. This operation will continue until variable 'Round_c' value is higher than 6.

(Code : Seven segment display)

```
1  `timescale 1ns / 1ps
2  module Display7(
3
4      input [15:0] dec,
5      input clk,
6      input clr,
7      input on_off,
8      output reg [6:0] seg, //LED on seven segment
9      output reg [3:0] an, //we use 7-segment 4 bit
10 );
11
12 wire [1:0] refresh;
13 reg [3:0] digit;
14 wire [3:0] an_en;
15 reg [19:0] clkdiv;
16
17 assign refresh = clkdiv[19:18];
18 assign an_en = 4'b1111; // all turned off from the start
19
20 // quad 4to1 MUX.
21 always @(posedge clk) // or posedge clr)
22
23 case(refresh)
24 0:digit = dec[3:0]; // 00 -->0
25 1:digit = dec[7:4]; // 01 -->1
26 2:digit = dec[11:8]; //10 -->2
27 3:digit = dec[15:12]; //11 -->3
28
29 default:digit = dec[3:0];
30
31 endcase
32
33 always @(*)
34
35 case(digit)
36 0:seg = 7'b1000000; //0000
37 1:seg = 7'b1111001; //0001
38 2:seg = 7'b0100100; //0010
39 3:seg = 7'b0110000; //0011
40 4:seg = 7'b0011001; //0100
41 5:seg = 7'b0010010; //0101
42 6:seg = 7'b0000010; //0110
43 7:seg = 7'b1111000; //0111
44 8:seg = 7'b0000000; //1000
45 9:seg = 7'b0010000; //1001
46
47 default: seg = 7'b0000000;
48
49 endcase
50
51
52 always @(*)begin
53 an=4'b1111; //chage from 1111 to 0000
54 if(an_en[refresh] == 1 && on_off == 1)
55 an[refresh] = 0;
56 else if(on_off == 0)
57 an=4'b1111;
58 end
59
60 always @(posedge clk or posedge clr) begin//clkdiv
61 if ( clr == 1)
62 clkdiv <= 0;
63 else
64 clkdiv <= clkdiv+1;
65 end
66
67 endmodule
```


This code is use for display the seven segment.

Input Mode

When there is asserted input (S1,S2,S3,S4) the circuit changes into **input mode** for each time when S1,S2,S3 or S4 is pressed, the 7-segment D1,D2,D3 and D4 shows 1 increment on its place in counting order 0-9 numbers

Working process :

- Build the debounce module for protect noise between press switch no error
- Build the variable to keep the data.



When we press the button, value of bit will be increased by 1, starting from 0. When the value increased to max(9). Pressing the button again will make it turn back to 1. This also applied to another button except the center button.

(Code : Debounce)

```
1  `timescale 1ns / 1ps
2  module Debounce_Switch
3  (input i_Clk, input i_Switch, output o_Switch);
4
5  parameter c_DEBOUNCE_LIMIT = 250000; // 10 ms at 25 MHz
6
7  reg [17:0] r_Count = 0;
8  reg r_State = 1'b0;
9
10 always @(posedge i_Clk)
11 begin
12
13 if (i_Switch != r_State && r_Count < c_DEBOUNCE_LIMIT)
14 r_Count <= r_Count + 1;
15
16 // End of counter reached, switch is stable, register it, reset cou
17 else if (r_Count == c_DEBOUNCE_LIMIT)
18 begin
19 r_State <= i_Switch; // same state
20 r_Count <= 0; // reset counter
21 end
22
23 else
24 r_Count <= 0; // just reset
25
26 assign o_Switch = r_State;
27
28 endmodule
```

This program will erase all the noise that may cause an accident to programs, making it display the wrong input we expect.

(Code : Seven segment counter)

```
1 `timescale 1ns / 1ps
2
3 module Seven_Segment_counter
4     (input clk, //25 MHz
5      input btnU,btnL,btnR,btnD,
6      output reg [15:0] out_hex
7  );
8
9  wire switch;
10 reg clr;
11
12 wire w_Switch_1;
13 wire w_Switch_2;
14 wire w_Switch_3;
15 wire w_Switch_4;
16 reg r_Switch_1 = 1'b0;
17 reg r_Switch_2 = 1'b0;
18 reg r_Switch_3 = 1'b0;
19 reg r_Switch_4 = 1'b0;
20
21 reg [3:0] r_Count1 = 4'b0000;
22 reg [3:0] r_Count2 = 4'b0000;
23 reg [3:0] r_Count3 = 4'b0000;
24 reg [3:0] r_Count4 = 4'b0000;
25
26 Debounce_Switch Debounce_Switch_U
27 (.i_Clk(clk),
28 .i_Switch(btnU),
29 .o_Switch(w_Switch_1));
31
32 Debounce_Switch Debounce_Switch_R
33 (.i_Clk(clk),
34 .i_Switch(btnR),
35 .o_Switch(w_Switch_2));
36
37 Debounce_Switch Debounce_Switch_D
38 (.i_Clk(clk),
39 .i_Switch(btnD),
40 .o_Switch(w_Switch_3));
41
42 Debounce_Switch Debounce_Switch_L
43 (.i_Clk(clk),
44 .i_Switch(btnL),
45 .o_Switch(w_Switch_4));
46
47 // Purpose: When Switch is pressed, increment count.
48 // When counter gets to 9, turn to 0 again.
49 always @(posedge clk)
50 begin
51     r_Switch_1 <= w_Switch_1;
52     r_Switch_2 <= w_Switch_2;
53     r_Switch_3 <= w_Switch_3;
54     r_Switch_4 <= w_Switch_4;
55
56     // Increment Count when switch is pushed down
57     if (w_Switch_1 == 1'b1 && r_Switch_1 == 1'b0)
58     begin
59         if (r_Count1 == 9)
60             r_Count1 <= 0;
61         else
62             r_Count1 <= r_Count1 + 1;
63     end
64
65     else if (w_Switch_2 == 1'b1 && r_Switch_2 == 1'b0)
66
67         if (r_Count2 == 9)
68             r_Count2 <= 0;
69         else
70             r_Count2 <= r_Count2 + 1;
71     end
72
73     else if (w_Switch_3 == 1'b1 && r_Switch_3 == 1'b0)
74     begin
75         if (r_Count3 == 9)
76             r_Count3 <= 0;
77         else
78             r_Count3 <= r_Count3 + 1;
79     end
80
81     else if (w_Switch_4 == 1'b1 && r_Switch_4 == 1'b0)
82     begin
83         if (r_Count4 == 9)
84             r_Count4 <= 0;
85         else
86             r_Count4 <= r_Count4 + 1;
87     end
88 end
89 reg [3:0] num1;
90
91 always @(*)
92 begin
93     if ((btnU==1) || (btnL==1) || (btnR==1) || (btnD==1))
94         out_hex[3:0] = r_Count1;
95         out_hex[7:4] = r_Count2;
96         out_hex[11:8] = r_Count3;
97         out_hex[15:12] = r_Count4;
98     end
99 end
100
```

This part make program remember which button we want to inscribe our data at.

(Code : Debounce switch)

```
1  `timescale 1ns / 1ps
2  module Debounce_Switch
3  (input i_Clk, input i_Switch, output o_Switch);
4
5  parameter c_DEBOUNCE_LIMIT = 250000; // 10 ms at 25 MHz
6
7  reg [17:0] r_Count = 0;
8  reg r_State = 1'b0;
9
10 always @(posedge i_Clk)
11 begin
12
13     if (i_Switch != r_State && r_Count < c_DEBOUNCE_LIMIT)
14         r_Count <= r_Count + 1;
15
16     // End of counter reached, switch is stable, register it, reset counter
17     else if (r_Count == c_DEBOUNCE_LIMIT)
18     begin
19         r_State <= i_Switch; // same state
20         r_Count <= 0; // reset counter
21     end
22
23     else
24         r_Count <= 0; // just reset
25
26     assign o_Switch = r_State;
27
28 endmodule
```

This is debounce of each switch. Making the program more accurately and reduce amount of mistake.


(Code : Sorting)

```
1  `timescale 1ns / 1ps
2  module sorting(
3      input wire clk,
4      input [15:0] i_hex,
5      output reg [15:0] o_hex
6  );
7      wire switch;
8      reg clr;
9      reg [3:0] num1,num2,num3,num4;
10 always@(posedge clk)
11 begin
12     num1 <= i_hex[3:0];
13     num2 <= i_hex[7:4];
14     num3 <= i_hex[11:8];
15     num4 <= i_hex[15:12];
16 end
17
18 integer i,j;
19 reg [3:0] temp;
20 reg [3:0] NUM [1:4];
21 always @*
22 begin
23     NUM[1] = num1;
24     NUM[2] = num2;
25     NUM[3] = num3;
26     NUM[4] = num4;
27     for (i = 5; i > 0; i = i - 1)
28     begin
29         for (j = 1 ; j < i; j = j + 1)
30         begin
31             if (NUM[j] < NUM[j + 1])
32             begin
33                 temp = NUM[j];
34                 NUM[j] = NUM[j + 1];
35                 NUM[j + 1] = temp;
36             end
37         end
38     end
39 end
40 always @(posedge clk)
41 begin
42     o_hex[3:0] <= NUM[1];
43     o_hex[7:4] <= NUM[2];
44     o_hex[11:8] <= NUM[3];
45     o_hex[15:12] <= NUM[4];
46 end
47
48
49
50 endmodule
51
```

This process will compare number stored in each digit. Program will choose the most far-right number and then compare to the number next to the left, put the number that have least value on the left side and continue comparing. When the number of the most far-left side is surely a least value of number, the program will started again until the logic that we have written is all right and rearrange it .

Display Mode

When OK is pressed switch the program will go to this **display mode**



(Code : Display sorting)

```
1  `timescale 1ns / 1ps
2
3  module Display_7seg(
4
5      input [15:0] hex,
6      input clk,
7      input clr,
8      input on_off,
9      output reg [6:0] seg,
10     output reg [3:0] an
11 );
12
13     wire [1:0] refresh;
14     reg [3:0] digit;
15     wire [3:0] an_en;
16     reg [19:0] clkdiv;
17
18     assign refresh = clkdiv[19:18];
19     assign an_en = 4'b1111; // all turned off from start
20
21     // quad 4to1 MUX.
22     always @(posedge clk)
23
24     case(refresh)
25     0:digit = hex[3:0];
26     1:digit = hex[7:4];
27     2:digit = hex[11:8];
28     3:digit = hex[15:12];
29
30     default:digit = hex[3:0];
31
32     endcase
33
34     always @(*)
35
36     case(digit)
37     0:seg = 7'b1000000; //0000
38     1:seg = 7'b1111001; //0001
39     2:seg = 7'b0100100; //0010
40     3:seg = 7'b0110000; //0011
```

```
40     3:seg = 7'b0110000; //0011
41     4:seg = 7'b0011001; //0100
42     5:seg = 7'b0010010; //0101
43     6:seg = 7'b0000010; //0110
44     7:seg = 7'b1111000; //0111
45     8:seg = 7'b0000000; //1000
46     9:seg = 7'b0010000; //1001
47
48     default: seg = 7'b0000000; // U
49
50     endcase
51
52
53     always @(*)begin
54     an=4'b1111; //chage from 1111 to 0000
55     if(an_en[refresh] == 1 && on_off == 1)
56     an[refresh] = 0;
57     else if(on_off == 0)
58     an=4'b1111;
59     end
60
61     //clkdiv
62     always @(posedge clk or posedge clr) begin
63     if ( clr == 1)
64     clkdiv <= 0;
65     else
66     clkdiv <= clkdiv+1;
67     end
68
69     endmodule
```

The code is used for making bord display value that have been stored in the current variable that we select.

Reference:

<https://www.nandland.com/vhdl/modules/binary-to-7-segment.html>

<https://youtu.be/iei1EugtQvQ>

How to Debounce a Switch in an FPGA (nandland.com)

DIGITAL SYSTEM DESIGN WITH FPGA book from Mc graw hill Education