

1. Description

1.1. Project

Project Name	WeatherStation
Board Name	NUCLEO-L476RG
Generated with:	STM32CubeMX 6.0.0
Date	05/15/2022


1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L476RGTx
MCU Package	LQFP64
MCU Pin number	64

1.3. Core(s) information

Core(s)	Arm Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN (PC14)	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT (PC15)	I/O	RCC_OSC32_OUT	
5	PH0-OSC_IN (PH0) *	I/O	RCC_OSC_IN	
6	PH1-OSC_OUT (PH1) *	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	PC0	I/O	ADC1_IN1	
9	PC1 **	I/O	GPIO_Output	SPI2_CSB
10	PC2	I/O	SPI2_MISO	
11	PC3	I/O	SPI2_MOSI	
12	VSSA/VREF-	Power		
13	VDDA/VREF+	Power		
16	PA2	I/O	USART2_TX	USART_TX
17	PA3	I/O	USART2_RX	USART_RX
18	VSS	Power		
19	VDD	Power		
21	PA5 **	I/O	GPIO_Output	LD2 [green Led]
31	VSS	Power		
32	VDD	Power		
34	PB13	I/O	SPI2_SCK	
40	PC9 **	I/O	GPIO_Output	DHT11_DATA
42	PA9	I/O	USART1_TX	
43	PA10	I/O	USART1_RX	
46	PA13 (JTMS-SWDIO)	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDDUSB	Power		
49	PA14 (JTCK-SWCLK)	I/O	SYS_JTCK-SWCLK	TCK
55	PB3 (JTDO-TRACESWO) *	I/O	SYS_JTDO-SWO	SWO
57	PB5 **	I/O	GPIO_Output	USART_InterruptPin
60	воото	Boot		
63	VSS	Power		
64	VDD	Power		

^{**} The pin is affected with an I/O function

* The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	WeatherStation
Project Folder	C:\Users\jakub\OneDrive\Desktop\Studia\Studia_6_sem_3_rok\SR\Projekt\SteRo
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_L4 V1.16.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_USART2_UART_Init	USART2
4	MX_ADC1_Init	ADC1
5	MX_SPI2_Init	SPI2
6	MX_USART1_UART_Init	USART1
7	MX_DMA_Init	DMA
8	MX_TIM3_Init	TIM3
9	MX_TIM2_Init	TIM2
10	MX_CRC_Init	CRC

WeatherStation Project Configuration Report
<u> </u>

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
MCU	STM32L476RGTx
Datasheet	DS10198_Rev4

6.2. Parameter Selection

Temperature	25
Vdd	3.0

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP2
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-High	NoRange
Fetch Type	SRAM2	n/a
CPU Frequency	80 MHz	0 Hz
Clock Configuration	HSE PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	10.7 mA	1.18 µA
Duration	0.1 ms	0.9 ms
DMIPS	100.0	0.0
Ta Max	103.56	105
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	1.07 mA
Battery Life	4 months, 10	Average DMIPS	100.0 DMIPS
	days, 3 hours	_	

6.6. Chart



7. IPs and Middleware Configuration

7.1. ADC1

IN1: IN1 Single-ended

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler Asynchronous clock mode divided by 1

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode Enabled *

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten *

Low Power Auto Wait Disabled

ADC_Regular_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 1

Sampling Time 640.5 Cycles *

Offset Number No offset

ADC_Injected_ConversionMode:

Enable Injected Conversions Disable

Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

7.2. CRC

mode: Activated

7.2.1. Parameter Settings:

Basic Parameters:

Default Polynomial State

CRC Length

Disable *

16-bit *

CRC Generating Polynomial X12+X5+X0 *

Default Init Value State Disable *

Init Value For CRC computation 0

Advanced Parameters:

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

7.3. **GPIO**

7.4. RCC

Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.4.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled *
Data Cache Enabled

Flash Latency(WS) 4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

MSI Calibration Value 0

MSI Auto Calibration Disabled

HSE Startup Timout Value (ms) 100 LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.5. SPI2

Mode: Full-Duplex Master

7.5.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits *

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 16 *

Baud Rate 5.0 MBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

7.6. SYS

Debug: Serial Wire

Timebase Source: SysTick

7.7. TIM2

Clock Source: Internal Clock

7.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 65000 *

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 738462 *
Internal Clock Division (CKD) No Division

auto-reload preload Enable *

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

7.8. TIM3

Clock Source: Internal Clock

7.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

auto-reload preload

No Division

Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

7.9. USART1

Mode: Asynchronous

7.9.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable TX and RX Pins Swapping Disable Overrun Enable DMA on RX Error Enable MSB First Disable

7.10. USART2

Mode: Asynchronous

7.10.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Enable Overrun DMA on RX Error Enable MSB First Disable

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC0	ADC1_IN1	Analog mode for ADC conversion	No pull-up and no pull-down	n/a	
RCC	PC14- OSC32_IN (PC14)	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T (PC15)	RCC_OSC32_O UT	n/a	n/a	n/a	
SPI2	PC2	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC3	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13 (JTMS- SWDIO)	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14 (JTCK- SWCLK)	SYS_JTCK- SWCLK	n/a	n/a	n/a	TCK
USART1	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_TX
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_RX
Single Mapped Signals	PH0- OSC_IN (PH0)	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT (PH1)	RCC_OSC_OUT	n/a	n/a	n/a	
	PB3 (JTDO- TRACESWO	SYS_JTDO- SWO	n/a	n/a	n/a	swo
GPIO	PC13	GPIO_EXTI13	External Interrupt	No pull-up and no pull-down	n/a	B1 [Blue PushButton]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
			Mode with Falling			
			edge trigger detection			
	PC1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SPI2_CSB
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [green Led]
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DHT11_DATA
	PB5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USART_InterruptPin

8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART2_RX	DMA1_Channel6	Peripheral To Memory	Low
USART2_TX	DMA1_Channel7	Memory To Peripheral	Low

USART2_RX: DMA1_Channel6 DMA request Settings:

Mode: Circular *

Peripheral Increment: Disable

Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

USART2_TX: DMA1_Channel7 DMA request Settings:

Mode: Circular *

Peripheral Increment: Disable

Memory Increment: Enable *

Peripheral Data Width: Byte
Memory Data Width: Byte

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel6 global interrupt	true	0	0
DMA1 channel7 global interrupt	true	0	0
TIM2 global interrupt	true	0	0
USART2 global interrupt	true	0	0
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38	unused		
Flash global interrupt		unused	
RCC global interrupt		unused	
ADC1 and ADC2 interrupts	unused		
TIM3 global interrupt	unused		
SPI2 global interrupt	unused		
USART1 global interrupt	unused		
EXTI line[15:10] interrupts	unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false
Memory management fault	true	true	false
Prefetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	true	false
Debug monitor	true	true	false
Pendable request for system service	true	true	false
System tick timer	true	true	true
DMA1 channel6 global interrupt	true	true	true


Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
DMA1 channel7 global interrupt	true	true	true
TIM2 global interrupt	true	true	true
USART2 global interrupt	true	true	true

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current



10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00108832.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00083560.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00111498.pdf

Application note http://www.st.com/resource/en/application_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00085385.pdf

Application note http://www.st.com/resource/en/application_note/DM00087593.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00151811.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application_note/DM00156964.pdf

Application note http://www.st.com/resource/en/application_note/DM00150423.pdf

Application note http://www.st.com/resource/en/application_note/DM00209748.pdf

Application note http://www.st.com/resource/en/application_note/DM00125306.pdf http://www.st.com/resource/en/application_note/DM00141025.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00144612.pdf Application note http://www.st.com/resource/en/application_note/DM00148033.pdf Application note http://www.st.com/resource/en/application_note/DM00209768.pdf http://www.st.com/resource/en/application_note/DM00216518.pdf Application note http://www.st.com/resource/en/application_note/DM00220769.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00227538.pdf Application note http://www.st.com/resource/en/application note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00269143.pdf Application note http://www.st.com/resource/en/application_note/DM00272912.pdf Application note http://www.st.com/resource/en/application_note/DM00223574.pdf Application note http://www.st.com/resource/en/application_note/DM00226326.pdf Application note http://www.st.com/resource/en/application_note/DM00236305.pdf Application note http://www.st.com/resource/en/application_note/DM00260952.pdf Application note http://www.st.com/resource/en/application_note/DM00263732.pdf http://www.st.com/resource/en/application_note/DM00269146.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00296349.pdf Application note http://www.st.com/resource/en/application_note/DM00327191.pdf http://www.st.com/resource/en/application_note/DM00264868.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00355687.pdf http://www.st.com/resource/en/application note/DM00311483.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00354244.pdf Application note http://www.st.com/resource/en/application_note/DM00367673.pdf Application note http://www.st.com/resource/en/application_note/DM00373474.pdf Application note http://www.st.com/resource/en/application_note/DM00315319.pdf Application note http://www.st.com/resource/en/application_note/DM00371863.pdf http://www.st.com/resource/en/application_note/DM00380469.pdf Application note http://www.st.com/resource/en/application_note/DM00354333.pdf Application note http://www.st.com/resource/en/application_note/DM00395696.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00445657.pdf

Application note	http://www.st.com/resource/en/application_note/DM00493651.pdf
Application note	http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note	http://www.st.com/resource/en/application_note/DM00209772.pdf
Application note	http://www.st.com/resource/en/application_note/DM00476869.pdf
Application note	http://www.st.com/resource/en/application_note/DM00660597.pdf
Application note	http://www.st.com/resource/en/application_note/DM00725181.pdf