


## Hw 8

### 1. Truth Table

J	K	$Q(n+1)$	flip-flop (D-f/f) is
0	0	$Q(n)$	positive-edge triggered;
0	1	0	
1	0	1 $\rightarrow$ set	J K flip-flop is negative-edge
1	1	$Q(n) \rightarrow$ toggle state	triggered

$Q_1 = Q_2 = 0$	Clock	$Q_1$	$Q_2$
	0	0	0
	1	1	0
	2	0	1
	3	1	1
	4	0	0
	5	1	0
	6	0	1
	7	1	1





2. i.)

Current State T	Input		Output Z	f/f input		Next States ↑
	X	Y		Q	$\bar{Q}$	
0	0	0	0	0	1	1
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	0	0	1	0
1	0	1	1	1	0	0
1	1	0	1	0	1	0
1	1	1	0	1	0	0

→ XOR gate



0 0 0  
0 1 1  
1 0 1  
1 1 0

X	Q	0	1
0	0	1	1
1	1	1	1

$$\bar{x}Q + x\bar{Q} + xQ = T$$

$$\bar{x}Q + x = Q(x + \bar{x}) = Q$$

$$= T = Q$$





$$3. J_1 = x + y_2$$

$$J_2 = \overline{x} \cdot \overline{y_1}$$

(Flip-flop Input Eq.)

$$K_1 = \overline{x}$$

$$K_2 = x$$

$$Z = y_1 + \overline{y_2}$$

State Table

Current State		Input	Output	f/f		Inputs		$\Delta y_1$	$\Delta y_2$
$y_1$	$y_2$	$x$	$Z$	$J_1$	$K_1$	$J_2$	$K_2$		
0	0	0	1	0	1	1	0	0	1
0	0	1	1	1	0	0	1	1	0
0	1	0	0	1	1	1	0	1	1
0	1	1	0	1	0	0	1	1	0
1	0	0	1	0	1	0	0	0	0
1	0	1	1	1	0	0	1	1	0
1	1	0	1	1	1	0	0	0	1
1	1	1	1	1	0	0	1	1	0

J	K	Q
0	0	$Q_0$
0	1	0
1	0	1
1	1	$\overline{Q_0}$

State diagram

