


Design a circuit to detect 3 or more 1s in a serial bit stream using T flip flops.

i/p bit stream X — 0101101111

o/p Z — 0000000011

111
1011



00 A — initial state

01 B — when first 1 is received.

10 C — when system receives 2 consecutive 1s.

11 D — when system receives 3 or more consecutive 1s.

State table

PS		I/P	NS	Flipflop i/p		O/P
$x \ y$		A	$x^+ \ y^+$	$T_x \ T_y$	Z	
A	0 0	0	0 0	0 0	0	
	0 0	1	0 1	0 1	0	
B	0 1	0	0 0	0 1	0	
	0 1	1	1 0	1 1	0	
C	1 0	0	0 0	1 0	0	
	1 0	1	1 1	0 1	1	
D	1 1	0	0 0	1 1	0	
	1 1	1	1 1	0 0	1	

$$T_y = \bar{y}A + y\bar{A} + \bar{x}A$$

$$= y \oplus A + \bar{x}A$$

$z = xA$

$x \backslash yA$	00	01	11	10
0				
1		1	1	

T_x


$x \backslash yA$	00	01	11	10
0			1	
1	1			1

$$T_x = x\bar{A} + \bar{x}yA$$

T_y

$x \backslash yA$	00	01	11	10
0		1	1	
1		1		1

$$T_x = x\bar{A} + \bar{x}yA, \quad T_y = (y \oplus A) + \bar{x}A, \quad z = xA$$




Design of counters

A group of ffs -
register

A counter is a synchronous sequential circuit that moves through a predefined sequence of states upon the application of clock pulses.

Binary counter - n bit binary counter
can count from 0 to $2^n - 1$.

Design a 2 bit counter in the sequence 00, 01, 10, 11 and repeat the sequence using T ffs.




PS		NS		FF i/ps	
x	y	x ⁺	y ⁺	T _x	T _y
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

		T _x	
x	y	0	1
	0		1
1	1		1

$$T_x = y$$

		T _y	
x	y	0	1
	0	1	1
1	1	1	1

$$T_y = 1$$



Design a 3 bit counter to count in the sequence 000 to 111 & return to 000 & repeat. Use JF ffs

PS			NS			FF i/ps					
a_2	a_1	a_0	a_2^+	a_1^+	a_0^+	J_{a_2}	K_{a_2}	J_{a_1}	K_{a_1}	J_{a_0}	K_{a_0}
0	0	0	0	0	1	0	x	0	x	1	x
0	0	1	0	1	0	0	x	1	x	x	1
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	1	0	0	1	x	x	1	x	1
1	0	0	1	0	1	x	0	0	x	1	x
1	0	1	1	1	0	x	0	1	x	x	1
1	1	0	1	1	1	x	0	x	0	1	x
1	1	1	0	0	0	x	1	x	1	x	1

$K_{a_2} = a_1 a_0$

a_2	$a_1 a_0$	00	01	11	10
0		x	x	x	x
1				1	

$J_{a_1} = a_0$

a_2	$a_1 a_0$	00	01	11	10
0			1	x	x
1			1	x	x

$J_{a_2} = a_1 a_0$

a_2	$a_1 a_0$	00	01	11	10
0				1	
1		x	x	x	x

		$a_1 a_0$				$K a_1$
						00 01 11 10
a_2	0	X	X	1		
	1	X	X	1		

$$K a_1 = a_0$$


		$a_1 a_0$				$J a_0$
						00 01 11 10
a_2	0	1	X	X	1	
	1	1	X	X	1	

$$J a_0 = 1$$

$$K a_0 = 1$$

Design a 3 bit counter that counts the sequence
 000, 010, 011, 101, 110, 111 & repeats the sequence
 Use T ffs -

2 unused states (001 & 100)



T_{a_2}

$a_2 \backslash a_1 a_0$	00	01	11	10
0		X	1	
1	X		1	

$$T_{a_2} = a_1 a_0$$

T_{a_1}

$a_2 \backslash a_1 a_0$	00	01	11	10
0	1	X	1	
1	X	1	1	

$$T_{a_1} = a_0 + \overline{a_1}$$

T_{a_0}



$a_2 \backslash a_1 a_0$	00	01	11	10
0		X		1
1	X	1	1	1

$$T_{a_0} = a_2 + a_1 \overline{a_0}$$

PS $a_2 a_1 a_0$	NS $a_2^+ a_1^+ a_0^+$	T_{a_2}	T_{a_1}	T_{a_0}
000	010	0	1	0
010	011	0	0	1
011	101	1	1	0
101	110	0	1	1
110	111	0	0	1
111	000	1	1	1

Draw the ckt.

Application of ffs.



clk

① Counters

Up counter

00

01

10


11

$\overline{\text{clk}}$ Q_1 Q_0
 0 0 0
 1 0 1

② Frequency divider

Asynchronous sequential ckt

Asynchronous 2 bit up counter using JK ff.



active low

$Q_0 = 0$ will work

-ve edge triggered

$$JK = 1$$

CK

