

# Addressing modes.

① Immediate addressing mode.

MVI ACC, (FF) → operand / number

ACC ← FF

② Direct addressing mode

MOV ACC, Address of operand memory

eg MOV ACC, 2500

ACC ← 4E

0000	
0001	
2500	4E

③ Register addressing mode

MOV ACC, R<sub>1</sub>

ACC ← 38

R<sub>1</sub>

38
----

① WAP to store the number 49H into memory location 2501H. The number is entered by user.

IN PORT A

.

STORE 2501H

② Two nos are stored in memory locations 2500H and 2501H. WAP to add the numbers and store the result in 2502H.


LOAD 2500H

MOVE R<sub>1</sub>, ACC

LOAD 2501H

ADD R<sub>1</sub>

STORE 2502H



③ Two nos are stored in memory location 940H and 941H. WAP to exchange the nos using MOVE and LOAD STORE instructions only.

LOAD 940H

MOVE R<sub>1</sub>, ACC

LOAD 941H


STORE 940H

MOVE ACC, R<sub>1</sub>

STORE 941H

R<sub>1</sub> 01

ACC 02





XCHG

# Interrupts

All I/O or memory modules can interrupt the normal operation of the processor.

User program



2 approaches to handle multiple interrupts.

① Disable interrupt  
ignores time critical tasks



② Priority list is generated

Printer	1
Flash drive	3
communication line	5
Increasing order of priority	

$t=30$

$t=25$  - Flash drive routine is executed

$t=0$  - user pgm is executed

$t=10$  - printer sends interrupt request

$t=15$  - communication line send IR

$t=20$  - Flash drive sends IR

$t=25$  - Comm<sup>n</sup> line instruction is complete.

# Interrupt Service Routine

A short pgm which tells the processor how to handle the interrupt.

## Basic Machine Cycles.

Op code fetch	(4T)
Memory Read	(3T)
Mem. Write	(3T) ✓
I/O Read	(3T)
I/O Write	(3T)

I/O/M = 1 — I/O operation  
= 0 — Memory operation

Mem-read  
I/O/M = 0  
S<sub>1</sub>S<sub>0</sub> = 10

T state — one clock period

Status signals.

S<sub>1</sub>S<sub>0</sub>

00 — opcode fetch

10 — Read

01 — Write

— I/O operation


— Memory operation



Verilog -

multiplexer  
decoder

assign




always  
if - stmt  
X assign X  
case  
stmts  
end .

\$

2:1MUX

case (0

if (sel == 1)



199

1	
0	

X	
X	

AND gate

$$0 \cdot 1 = 0$$

$$0 \cdot 0 = 0$$

$$0 \cdot X = 0$$



$$1 \cdot X = X$$

OR gate

$$1 + X = 1$$

$$0 + X = X$$

# Memory write



Address  
latch  
enable (ALE)