July of inverter

triggered Case D


S R SR Qt1 Case 01101

Case 2 clock stays 1

SR = Q = 1 t + 1Okt is nor - ve edge triggered - ve edge triggered ff. Replace NAND gates with NOR gates

QL+1 (Tossle) T=1  $\bigcirc$ JX=00/01 JK = 10/11 KJK = 00/10

Converting one ff JK using SR te state table for JK) Qt 100 01 11 10 Q++1=0 S = QLJ Qt =0, Qt+1=1 SR = 10 SR = 10 SR = 10R=QLK



Q<sub>L</sub> 

using 01 00 DX 00 0 OX X 0 XX 00 XX SR ff is K= R subset of JK ff.

10 } 1× 10

Tusing Dff


$$Q_{t} = Q_{t} T + Q_{t} T$$

$$= Q_{t} \Phi T$$

$$T=1$$

$$Q_{t+1} = Q_{t}$$

$$Q_{t} = 0 \quad Q_{t+1} = 0$$



SR voing D ff

Tusing SR ff (SRff to Tff)

Dynamic combination at clets can happen (Hazards)  $f = \chi y + 3y$ State C b hazard Lect 17 pdf JK Master (atch 1957 CK1

Tusing JK ff

