



Edge triggered



latch

level sensitive



↑ve edge triggered D

ff




	D	
Q(t)	0	1
	0	1
1	0	1

$$Q(t+1) = D$$

D

latch



	<u>D ff</u>			
CK	D	Q	\bar{Q}	
↑	0	0	1	
↑	1	1 ✓	0	

SR latch

SR
1 1


Invalid

We introduce a
feedback



Assume $Q = 0, \bar{Q} = 1$

$J = 0, \bar{Q} = 0$
 $K = 1, Q = 1$

JK latch



S	R	Q	\bar{Q}
0	0	N	N
0	1	0	1
1	0	1	0
1	1	1	?
1	1	\bar{Q}	Q




$$Q_t = 0, Q_{t+1} = 1$$

When $J = K = 1$


$$CK = \text{high} \quad Q_{t+2} = 0$$

race around condition.

Master slave latch



When $CK = 1$, master / latch 1 is active
 latch 2 is inactive \rightarrow memory
 When $CK = 0$, latch 1 is inactive (memory)
 latch 2 be active





Assume $Q = 0, \bar{Q} = 1$ (initial value)

$CK = 1, J = 1, K = 1, Q = 0, \bar{Q} = 1$ (memory state)

$CK = 0, J = 1, K = 1, Q = 1, \bar{Q} = 0$ (output changes)

Timing Diagrams for JK master slave latch




Assume
 $Q_t = 0$
 $\overline{Q}_t = 1$

$$J = 0 \quad K = 1, Q = 0$$

$$J = 1, K = 1, Q = 1$$

Edge Triggered J-K ff.


State table



CK	J	K	Q_{t+1}	\overline{Q}_{t+1}
0/1	x	x	Q_t	$\overline{Q_t}$
$\downarrow \uparrow$	0	0	Q_t	$\overline{Q_t}$
$\downarrow \uparrow$	0	1	0	1
$\downarrow \uparrow$	1	0	1	0
$\downarrow \uparrow$	1	1	$\overline{Q_t}$	Q_t

→ memory

→ memory



$Q(t+1)$



Jk	00	01	11	10
$Q(t)$	0	0	1	1
1	1	0	0	1

$$Q_{(t+1)} = \overline{Q_t} J + Q_t \overline{K}$$

present state - Q_t
~~previous~~ state - Q_{t+1}

Excitation table for D ff

Circuit From	changes To	Required Value	
		D	
0	0	0	
0	1	1	
1	0	0	
1	1	1	

Whatever value we need at the o/p, the same value should be applied to D i/p.