Programmable Array Logic

(1) Programmable AND array

(2) Fixed OR array

PAL 22 Po 1 = Po+Pi f2=P2+P3

Il circuits -> how to store deethouically


Latches and flipflops Menionz elements used to store information Bistable device 2 i/ps & 2 0/ps metivibrator

(1) SR (Set-Reset) (2) D type (Delay) (3) JK


(4) Toggle type

Level sensitive

of cross coupled NOR pais NAND gales force the ofp to specific value by




Touth table for SR latch NAND implementation 




$$Q=1$$
,  $Q=1$ 

$$\overline{S} = 1$$
,  $\overline{R} = 1$ ,  $Q = 0$ ,  $\overline{Q} = D$   
 $S = 0$ ,  $R = 0 \rightarrow Store$ 

Gated SR latch Enable i/p E When E = 1, the latch is active is deactivaled the latch When E = 0, 2 ofp docenot change.



Added subtractor using FAs & MUX IAZ AI AO h bit



$$S = 0$$
,  $B_0$   
 $S = 1 - B_0$ 

Allernote design for SR latch