

Latches



Sequential


memory

store 0 or 1

NAND / NOR

SR latch.





T	T	
S	R	Q
0	0	1
0	1	1
1	0	1
1	1	0

$$S = 0, R = 1, Q = 0, \bar{Q} = 1$$

$$S = 0, R = 0, Q = 0, \bar{Q} = 1$$

NC

$$S = 1, R = 0, Q = 1, \bar{Q} = 0$$

$$S = 0, R = 0, Q = 1, \bar{Q} = 0$$

NC

$$S = 1, R = 1, Q = 1, \bar{Q} = 0$$

$$S = 0, R = 0, Q = 0, \bar{Q} = 1$$


↓

EN	S	R	Q	\bar{Q}
0	X	X	NC	NC
1	0	0	NC	NC
1	0	1	0	1
1	1	0	1	0
1	1	1	?	?

invalid

State table

Gated SR latch




D latch



1 i/p - D , 2 o/p's Q & \bar{Q}

EN	D	Q	\bar{Q}
0	X	NC	NC
1	0	0	1
1	1	1	0

Gated D latch
NAND implementation




NOR implementation of D latch



gated D latch using
gated SR latch.


Clock

Periodic (Repetitive) train of rectangular pulses.



2 events

- ① sgl going from low to high
- ② sgl going from high to low





Flip flop

Inputs & a clock sig



Flip flops are clock triggered \rightarrow o/p will change only for a certain event on the clock pulse

Sequential circuits can be +ve edge triggered or -ve edge triggered.


the edge triggered SR ff.



-ve edge triggered SR ff



A clock pulse




- ① on period (t_{on})
- ② off period (t_{off})
- ③ Time period (T)

$$f = \frac{1}{T}$$

$$T = 1 \text{ ms}$$

$$f = \frac{1}{10^{-3}} = 10^3 \text{ Hz}$$
$$= \underline{\underline{1 \text{ kHz}}}$$




Clock
generated
master
clock

Synchronization in sequential
circuits is possible using clock.

Synchronous circuits

Positive Edge triggered SR ff.



SR				
	00	01	11	10
Q(t)	0	0	X	1
1	1	0	X	1

$$Q(t+1) = Q(t) \bar{R} + S$$

$$R \cdot S = 0$$

$$S=0, R=0$$

$$S=0, R=1$$

$$Q = 0$$

$$S=1, R=0$$

$$Q = 1$$

→ Characteristic equation for SR ff

State table

CK	S	R	Q	\bar{Q}
0/1	x	x	NC	NC
↑	0	0	NC	NC
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	?	?

Q(t) - ~~present~~ previous state
Q(t+1) - ~~next~~ present state

Excitation table for SR ff

Circuit changes		Required value	
From $Q(k)$	To $Q(k+1)$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


$$\begin{array}{|l} S=0, R=1 \\ S=0, R=0 \end{array}$$

$$S=1, R=0$$

$$S=0, R=1$$

$$\begin{array}{|l} S=1, R=0 \\ S=0, R=0 \end{array}$$

Timing diagram for SR ff. (true edge triggered)





Edge triggered D ff.

State diagram .

ck	D	Q	\bar{Q}
0/1	X	NC	NC
↑	0	0	1
↑	1	1	0

Characteristic equation

$$Q(t+1) = D$$



D \ Q(t)	0	1
0	0	1
1	0	1

Timing Diagram for -ve edge triggered D ff

