
Sequential store 0 NAND / NOR



$$S = 0$$
, $R = 1$, $Q = 0$, $\overline{Q} = 1$
 $S = 0$, $R = 0$, $Q = 0$, $\overline{Q} = 1$
 NC
 $S = 1$, $R = 0$, $Q = 1$, $\overline{Q} = 0$
 $S = 0$, $R = 0$, $Q = 1$, $\overline{Q} = 0$
 NC
 $S = 1$, $R = 1$, $Q = 1$, $\overline{Q} = 0$

$$S = 1, R = 1, R = 1, Q = 0$$

$$S = 0, R = 0, Q = 0, Q = 0$$

State table QEN S R Gated SR (atch NC NC NC NC 7 invalid


latch 2 of ps Q & Q NAND implementation EN

NOR implementation

Periodic (Repetitive) train of rectangular pulses 2 events Rising edge/ leading edge/ 1) Sol going from low to high Sol going from high to low tue edge

thip flop Inputs & a clock syl). Flipflops are clock toggered. > of p will change only for a certain event on the clock pulse Sequential circuits can be tre edge triggered or re edge triggered.

tre edge triggered SR ff.



-ve edge toiggreed SRff

A has no change

A clock pulse

+= 1/+ T= 1ms $= 10^3 H_{2}$

SFF Q Synchronization in sequential circuits is possible using clock. master Synchronous circuits

PositiveEdge toiggered SR ff. table State 9 9 HC NC $0/1 \times \times$ NC NC 0 1 S=0, R=0 S=0/R=1 S=1, R=0> Characteristic Q(t) - present State

equation for Q(t+1) - mext State R.S = 0

Excitation table for SR ff Ciocuit changes Required value From To QUETI)


$$S = 0, R = 1$$

$$S = 0, R = 0$$

$$S = 1$$
, $R = 0$
 $S = 0$, $R = 1$
 $S = 1$, $R = 0$
 $S = 0$, $R = 0$

Timing diagram for SR ff. (tre edge triggered)

Edge triggered D ff. State diagram CK D QQ 0/1 X NC NC Characteristic equation O(t+1) = D



Timing Diagram for -ve edge triggered Dff