






Edge trigger




Positive edge triggered D flipflop

Case 0





Case 1


\bar{S}	\bar{R}	$S R$	Q_{t+1}
0	1	1 0	1



Case 2

\bar{S}	\bar{R}	SR
0	0	1 1





$$Q_{t+1} = Q_t = 1 \quad \begin{matrix} SR \\ 0 \ 0 \end{matrix} \quad \begin{matrix} Q_{t+1} \\ Q_t \end{matrix}$$



$$\overline{Q_{t+1}}$$

Ckt is not -ve edge triggered


-ve edge triggered ff.

Replace NAND gates with NOR gates

State diagram




T ff. (Toggle)



Q_t	J	K	Q_{t+1}
0	0	0	0
0/1	0	1	0
0/1	1	0	1
0	1	1	1
1	1	1	0

JK



Converting one ff to another

JK using SR

Required FF - JK (write state table for JK)

$\checkmark Q_t$	J	K	$\checkmark Q_{t+1}$	S	R
0	0	0	0	0	x
0	0	1	0	0	x
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	x	0
1	0	1	0	0	1
1	1	0	1	x	0
1	1	1	0		

JK	00	01	11	10
0			1	1
1	x			x

$$S = \overline{Q_t} J$$

JK	00	01	11	10
0	x	x		
1		1	1	

$$R = Q_t K$$

$$Q_t = 0$$

$$Q_{t+1} = 0$$

SR

$$\begin{matrix} 00 \\ 01 \end{matrix} \} 0x$$


$$Q_t = 0, Q_{t+1} = 1$$

$$SR = 10$$

11

$$SR = 00 \} x0$$

$$SR = 10$$



D using SR ff.

Q_t	D	Q_{t+1}	S R
0	0	0	0 x
0	1	1	1 0
1	0	0	0 1
1	1	1	x 0

S

D \ Q_t	0	1
0		1
1		*


$$S = D$$

R = \overline{D}

D \ Q_t	0	1
0	x	
1	1	

$$R = \overline{D}$$

Q_t	Q_{t+1}	S R
0	0	0 0 } 0x
		0 1 }
0	1	1 0
1	0	0 1
1	1	0 0 } x0
		1 0 }



SR using JK ff

Q_t	SR	Q_{t+1}	J	K
0	00	0	0	X
0	01	0	0	X
0	10	1	1	X
0	11	X	X	X
1	00	1	X	0
1	01	0	X	1
1	10	1	X	0
1	11	X	X	X

SR ff is a subset of JK ff.

J


SR \ Q_t	00	01	11	10
0			X	1
1	X	X	X	X

$$J = S$$

SR \ Q_t	00	01	11	10
0	X	X	X	X
1		1	X	

$$K = R$$

Q_t	Q_{t+1}	JK
0	0	00 } 0X
0	1	01 } 0X
1	1	11 } 1X
1	0	10 } 1X
0	0	00 } X0
0	1	01 } X0
1	1	11 } X1
1	0	10 } X1



T using D ff

Q_t	T	Q_{t+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

	T	D
Q_t	0	1
0		1
1	1	


$$D = \overline{Q_t}T + Q_t\overline{T}$$

$$= Q_t \oplus T$$


$$T = 1$$

$$Q_{t+1} = \overline{Q_t}$$


$$Q_t = 0 \quad Q_{t+1} = 0$$



SR using D ff




T using SR ff
(SR ff to T ff)




Glitches.

↓
can happen
(Hazards)



$$f = x\bar{y} + zy$$


inverter δ (delay)
AND, OR - 2δ




Dynamic hazard




in combinational ckt as well.



Static 1 hazard
Static 0 hazard



Lect 17 pdf JK Master latch pg 57



T using JK ff

