

# **CSE 4323**

# **Quantitative Computer Architecture**

Fall 2023

---

**Mohammad A Islam**  
Computer Science and Engineering

# Quiz Week 03

What is the execution time of a program with 1 million instructions with a CPI of 2 running on a processor at 2GHz?

# Quiz Week 03

A program has 50% ALU, 15% Floating Point, 15% I/O, and 20% Memory operations. The Average CPI of ALU is 2, FP is 5, I/O is 20, and Memory is 50,

What is the overall CPI? Answer: [overallCPI]

What would be the new CPI if we improve the I/O and Memory CPIs to 10 and 25, respectively?

Answer:[overallCPI2]

# Quiz Week 03

Assume you have a fully parallelizable application. You run it on a 1 core processor at 1 GHz. It took 10 seconds to finish and consumed 100W power. You also found that the processor consumes 40W power when it is idle.

1. What will be the execution time and power consumption if you increase the processor's frequency to 4 GHz? What is the speedup? Note that only dynamic power changes with frequency change.
2. What will be the execution time and power consumption if you run the application on a 4-core processor at 1 GHz? Assume each of these processor cores is the same as the 1 core processor.

# Quiz Week 03

You have a processor with two cores running at 3 GHz with 40W static power consumption per core. You run a program in one core (both cores are "ON") and measure the total power as 140W.

1. What is the dynamic power of each core? Assume the two cores are identical. Answer: Power =  W

2. Assume that the initial program took 10 seconds to finish. You then improve the program; it can run in multiple cores in parallel (i.e., fully parallelizable). What is the new execution time of the program in your dual-core processor? Answer: Execution time =

seconds

3. For the improved program, you care more about reducing power consumption instead of execution time. You reduce the frequency to reduce the power while maintaining the initial 10 seconds execution time. At what frequency do you run the processor? What are the per-core dynamic power and total power of the processor now? Assume when you change frequency, the voltage also changes proportionally. Answer: Frequency =  GHz, dynamic power =  W, Total power =

W

# Quiz Week 03

You have a program that runs on I/O and a processor. On your current system, it has an execution time of 100 seconds. You need to decide which part of your system you need to invest in to improve the overall execution time. You can put a new processor that is 20X faster or a new I/O system that is 100X faster. However, you do not know the fraction of time the program spends on the processor or the I/O. But you have a 0.5X processor from your old system, and you put the old processor in the current system. You see that the execution time of your program is 160 seconds now. Using these observations answer the following.

1. Find the fraction of time the program spends on the processor of your current system? Answer: CPU fraction =  %

2. What is the minimum execution time you can achieve on your current system if you only improve the processor and leave the I/O as is? Answer: Minimum execution time =  seconds

# Quiz Week 03

You have a 1 core and an 8 core processor. You also have two programs P#1 and P#2. You get the following execution time (in seconds) for the two programs on the two processors.

	1-Core	8-Core
P#1	100 s	30 s
P#2	160 s	90 s

How much of P#1 and P#2 are parallelizable?

# Actual size of cache

- We need to store the tag of each cache block
- There is one extra "valid" bit to mark if we should trust the tag
- How many total bits are needed for a direct- mapped cache with 64 KBytes of data and one-word blocks (4 bytes), assuming a 32-bit address?
  - $64 \text{ Kbytes} = 16 \text{ K words} = 2^{14} \text{ words} = 2^{14} \text{ blocks}$
  - $\text{block size} = 4 \text{ bytes} \Rightarrow \text{offset size} = 2 \text{ bits},$
  - $\# \text{sets} = \# \text{blocks} = 2^{14} \Rightarrow \text{index size} = 14 \text{ bits}$
  - $\text{tag size} = \text{address size} - \text{index size} - \text{offset size} = 32 - 14 - 2 = 16 \text{ bits}$
  - $\text{bits/block} = \text{data bits} + \text{tag bits} + \text{valid bit} = 32 + 16 + 1 = 49$
  - $\text{bits in cache} = \# \text{blocks} \times \text{bits/block} = 2^{14} \times 49 = 98 \text{ Kbytes}$



# Quiz Week 04

Write the number of bits for the memory address blocks (Tag, Index, and Offset) for the below cache configurations. Also, determine the actual number of bits per block and cache sizes. Round the cache size to the nearest power of 2 (e.g., 1KB =  $2^{10}$ ) and assume a 32-bit memory address.

(a) 128KB cache, 32-byte block, 4-way associative

Tag: [tag1]	Block index: [idx1]	Block offset:[offset1]
-------------	---------------------	------------------------

Actual number of bits per block = [bits1]

Actual cache size = [size1]

(b) 256 KB cache, 128-byte block, 4-way associative

Tag: [tag2]	Block index: [idx2]	Block offset:[offset2]
-------------	---------------------	------------------------

Actual number of bits per block = [bits2]

Actual cache size = [size2]

# Problems in the sample exam

## Problem 2:

A program has 50% ALU, 20% Floating point (FP), 20% Memory, and 10% I/O operations. The average CPI of ALU, FP, Memory, and I/O is 2, 10, 25, and 50, respectively.

- a) What is the overall CPI of this program? (8 points)

$$\text{Overall CPI} = 50\% * 2 + 20\% * 10 + 20\% * 25 + 10\% * 50 = 13$$

- b) Assuming the CPI in the previous problem is for no cache misses for memory access, what will be the new average CPI if there are 2% misses in the instruction cache and 10% misses in the data cache with miss penalty of 50 cycles for all misses? (12 points)

$$\text{Instruction miss CPI} = 2\% * 50 = 1$$

$$\text{Data miss CPI} = 10\% * 20\% * 50 =$$

1

$$\text{New CPI} = 13 + 1 + 1$$

Pr

**Problem 3:** You have a program that is 80% parallelizable (segment of code that can run on multiple processors). You run it on a single core processor at 4 GHz with an execution time of 160 seconds.

- a) What is the speedup if you run this program on a 4-core processor running at 2 GHz? (6 points)

$$E_{\text{new\_4\_core}} = 160 * 80\%/4 + 160*20\% = 64 \text{ seconds}$$

$$E_{\text{new\_4\_core\_2Ghz}} = 64*4/2 = 128 \text{ seconds}$$

$$\text{Speedup} = 160/128 = 1.25$$

- b) If you do not care for speedup (i.e., speedup =1), but rather want to reduce the power at what frequency you run the 4-core processor? Hint: find the frequency at which the execution time remains 160 seconds. (8 points)

$$F_{\text{new}} = F_{\text{old}} * E_{\text{new}}/E_{\text{old}} = 4 * 64/160 = 1.6 \text{ GHz}$$

- c) What is the new dynamic power of each core of the 4-core processor if the dynamic power was 100W when running at 4 GHz? (6 points)

$$P_{\text{new}} = P_{\text{old}} * f_{\text{new}}^3/f_{\text{old}}^3 = 100 * 1.6^3/4^3 = 6.4 \text{ W}$$

# Prok

## Problem 4:

- a) What is the cache size (for data) and actual cache size (data + cache overhead) for the following 4-way associative cache organization. Round the cache size to nearest power of 2 (e.g., 1KB =  $2^{10}$ ). Hint: start with finding the number of blocks utilizing the cache organization and number of bits used for idx. (10 points)

Tag = 8	Idx = 10	Offset = 6
---------	----------	------------

$$\text{Block\_size} = 2^{\text{offset}} = 2^6 = 64 \text{ bytes}$$

$$\# \text{block} = ?$$

$$\# \text{sets} = \# \text{block} / \# \text{way}$$

$$\text{Idx} = \log_2(\# \text{sets}) = \log_2(\# \text{block} / \# \text{way})$$


$$\Rightarrow \# \text{block} = \# \text{way} * 2^{\text{idx}} = 4 * 2^{(10)} = 4096$$

$$\text{cache size} = \# \text{block} * \text{block\_size} = 4096 * 64 \text{ bytes} = 262144 \text{ bytes} = 256 \text{KB}$$

$$\text{actual\_bits\_per\_block} = \text{block\_size} + \text{tag} + \text{dirty\_bit} = 64 * 8 + 8 + 1 = 521$$

$$\text{actual cache size} = \# \text{block} * \text{actual\_bits\_per\_block} = 2134016 \text{ bits} = 266752 \text{ bytes} = 260.5 \text{ KB}$$

- a) Suppose that in 2000 memory references there are 100 misses in the first-level cache, and 50 misses in the second level, and 10 misses in the third level cache. The misses are shown in the diagram below.



Hit times for L1, L2, and L3 are 1, 5, and 10 cycles. Miss penalty for L3 is 100 cycles. What is the memory access time in clock cycles? (10 points)

$$\begin{aligned} \text{Memory access time} &= L1\_hit + L1\_miss * (L2\_hit + L2\_miss * (L3\_hit + L3\_miss * L3\_miss\_penalty)) \\ &= 1 + 100/2000 * (5 + 50/100 * (10 + 10/50 * 100)) = 2 \text{ cycles} \end{aligned}$$

Pro

**Problem 5:** Fill the empty places between the “< >” signs with the bit length (i.e., how many bits) for the bellow virtual memory organization with 1 GB of memory. The virtual address is **32 bits**. The page size is **4KB** ( $2^{12}$ ). The TLB is **direct-mapped** with **256** ( $2^8$ ) entries. Note that, the number of bits for physical address is determined by the physical memory size. (20 points)

