








CD54HC138, CD74HC138, CD54HCT138, CD74HCT138, CD54HC238, CD74HC238, CD54HCT238,

SCHS147J - NOVEMBER 1998 - REVISED NOVEMBER 2021

CDx4HC138, CDx4HCT138, CDx4HC238, CDx4HCT238 High-Speed CMOS Logic 3- to 8-Line Decoder/Demultiplexer Inverting and Noninverting

1 Features

- Select one of eight data outputs:
 - Active low for '138
 - Active high for '238
- I/O port or memory selector
- Three enable inputs to simplify cascading
- Typical propagation delay of 13 ns at V_{CC} = 5 V, C_L $= 15 pF, T_A = 25 °C$
- · Fanout (over temperature range)
 - Bus driver outputs: 15 LSTTL loads
 - Standard outputs: 10 LSTTL loads
- Wide operating temp range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- HC types
 - 2 V to 6 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5 V$
- **HCT** types
 - 4.5-V to 5.5-V operation
 - Direct LSTTL input logic compatibility, V_{II} = 0.8 $V (Max), V_{IH} = 2 V (Min)$
 - − CMOS input compatibility, $I_I \le 1μA$ at V_{OL} , V_{OH}



Functional Block Diagram '138

2 Description

The CDx4HC(T)138 and '238 are three to eight decoders with one standard output strobe (G2) and two active low output strobes (\overline{G}_1 and \overline{G}_0). When the outputs are gated by any of the strobe inputs, they are all forced into the high state. When the outputs are not disabled by the strobe inputs, only the selected output is low while all others are high.

The CDx4HC(T)238 is a three to eight decoder with one standard output strobe (G2) and two active low output strobes (\overline{G}_1 and \overline{G}_0). When the outputs are gated by any of the strobe inputs, they are all forced into the low state. When the outputs are not disabled by the strobe inputs, only the selected output is high while all others are low.

Device Information

	Jevice IIIIOIII	iation
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD74HC138E	PDIP (16)	25.40 mm × 6.35 mm
CD74HCT138E	PDIP (16)	25.40 mm × 6.35 mm
CD74HCT238E	PDIP (16)	25.40 mm × 6.35 mm
CD74HC138M	SOIC (16)	9.90 mm × 3.90 mm
CD74HCT238M	SOIC (16)	9.90 mm × 3.90 mm
CD74HC238NS	SO (16)	10.20 mm × 5.30 mm
CD74HC238PW	TSSOP (16)	5.00 mm × 4.40 mm
CD74HCT238PW	TSSOP (16)	5.00 mm × 4.40 mm
CD54HC138F	CDIP (16)	21.34 mm × 6.92 mm
CD54HCT138F	CDIP (16)	21.34 mm × 6.92 mm
CD54HCT238F	CDIP (16)	21.34 mm × 6.92 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1 Features	1	7.3 Device Functional Modes	10
2 Description	1	8 Power Supply Recommendations	11
3 Revision History		9 Layout	
4 Pin Configuration and Functions		9.1 Layout Guidelines	
5 Specifications	4	10 Device and Documentation Support	
5.1 Absolute Maximum Ratings	. 4	10.1 Documentation Support	12
5.2 Recommended Operating Conditions	4	10.2 Receiving Notification of Documentation Updates	3 <mark>12</mark>
5.3 Thermal Information	4	10.3 Support Resources	12
5.4 Electrical Characteristics	5	10.4 Trademarks	
5.5 Switching Characteristics ⁽²⁾	. 6	10.5 Electrostatic Discharge Caution	12
6 Parameter Measurement Information	7	10.6 Glossary	12
7 Detailed Description	8	11 Mechanical, Packaging, and Orderable	
7.1 Overview	8	Information	12
7.2 Functional Block Diagram			

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision I (August 2004) to Revision J (November 2021)

Page

- Updated the numbering, formatting, tables, figures, and cross-references throughout the document to reflect modern datasheet standards.......
- Updated pin names to match current TI naming conventions. E₃ is now G₂, \overline{E} ₂ is now \overline{G} ₁, \overline{E} ₁ is now \overline{G} ₀ 1

www.ti.com

4 Pin Configuration and Functions



J, N, D, NS, or PW package 16-Pin CDIP, PDIP, SOIC, SO, or TSSOP Top View

Pin Functions

PIN	ı		
SOIC or TSSOP NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
1	A ₀	I	Address select 0
2	A ₁	ı	Address select 1
3	A ₂	I	Address select 2
4	G ₀	ı	Output strobe 0, active low
5	G ₁	ı	Output strobe 1, active low
6	G ₂	ı	Output strobe 2
7	Y ₇	0	Output 7
8	GND	_	Ground
9	Y ₆	0	Output 6
10	Y ₅	0	Output 5
11	Y ₄	0	Output 4
12	Y ₃	0	Output 3
13	Y ₂	0	Output 2
14	Y ₁	0	Output 1
15	Y ₀	0	Output 0
16	V _{CC}	_	Positive supply

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp diode current	For V _I < 0.5V or V _I > V _{CC} + 0.5V		±20	mA
I _{OK}	Output clamp diode current	For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		±20	mA
I _O	Output source or sink current per output pin	For V _O > -0.5V or V _O < V _{CC} + 0.5V		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range	-65	150	°C	
	Lead temperature (Soldering 10s) (SOIC -		300	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
M	Committee of the second	HC types	2	6	V
V _{CC}	Supply voltage range	HCT types	4.5	5.5	V
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2V		1000	
t _t	Input rise and fall time	V _{CC} = 4.5V		500	ns
		V _{CC} = 6V		400	
T _A	Temperature range		-55	125	°C

5.3 Thermal Information

			CD74HC(T)138,	CD74HC(T)238		
		N (PDIP)	D (SOIC)	NS (SOP)	PW (TSSOP)	
Т	HERMAL METRIC	16 Pins	16 Pins	16 Pins	16 Pins	UNIT
R _{0JA}	Junction-to-ambient thermal resistance ⁽¹⁾	67	73	64	108	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



www.ti.com

5.4 Electrical Characteristics

	PARAMETER	TEST	V AA		25°C		-40°C to	85°C	-55°C to '	125°C	UNIT
	PARAMETER	CONDITIONS ⁽¹⁾	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
HC TY	PES					'		'		'	
			2	1.5			1.5		1.5		V
V_{IH}	High-level input voltage		4.5	3.15			3.15		3.15		V
	Voltage		6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
V_{IL}	Low-level input voltage		4.5			1.35		1.35		1.35	V
V _{IL}	Voltage		6			1.8		1.8		1.8	V
		I _{OH} = – 20 μA	2	1.9			1.9		1.9		V
	High-level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V_{OH}	Voltage	I _{OH} = – 20 μA	6	5.9			5.9		5.9		V
	High-level output	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
	voltage	I _{OH} = – 5.2 mA	6	5.48			5.34		5.2		V
		I _{OL} = 20 μA	2			0.1		0.1		0.1	V
	Low-level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	V
V _{OL} v L v I _I ir	Voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	V
	Low-level output	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
	voltage	I _{OL} = 5.2 mA	6			0.26		0.33		0.4	V
I _I	Input leakage current	V _I = V _{CC} or GND	6			±0.1		±1		±1	μA
I _{CC}	Supply current	V _I = V _{CC} or GND	6			8		80		160	μA
	YPES							l			
V _{IH}	High-level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low-level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
. ,	High-level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V _{OH}	High-level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
.,	Low-level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	V
VOL	Low-level output voltage	I _{OH} = 4 mA	4.5			0.26		0.33		0.4	V
lı	Input leakage current	V _I = V _{CC} and GND	5.5			±0.1		±1		±1	μΑ
I _{CC}	Supply current	V _I = V _{CC} and GND	5.5			8		80		160	μΑ
		A ₀ - A ₂ inputs held at V _{CC} - 2.1 V	4.5 to 5.5		100	540		675		735	μA
V _{IL} V _{OH} V _{OL} I _I I _{CC}	Additional supply current per input pin	\overline{G}_0 and \overline{G}_1 inputs held at V_{CC} – 2.1	4.5 to 5.5		100	450		562.5		612.5	μA
		G ₂ input held at V _{CC} – 2.1 V	4.5 to 5.5		100	360		450		490	μΑ

⁽¹⁾ $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.

5.5 Switching Characteristics⁽²⁾

Input t_t = 6ns. (See Parameter Measurement Information)

	PARAMETER	TEST CONDITIONS	V 00		25°C		-40°C to	85°C	-55°C to 125°C	UNIT
	PARAMETER	TEST CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN MA	
HC TY	PES									
		C = 50pE	2			150		190	22	5
	Address to output	$C_L = 50pF$	4.5		13 ⁽³⁾	30		38	4	5 ns
		C _L = 50pF	6			26		33	3	8
t _{pd}			2			150		190	26	5
	Strobe \overline{G}_0 , \overline{G}_1 , G_2 to	$C_L = 50pF$	4.5			30		38	5	3 ns
	output HC/HCT 138		6			26		33	4	5
			2			75		95	11	0
t _t	Output transition time	$C_L = 50pF$	4.5			15		19	2	2 MHz
			6		,	13		16	1	9
C _{pd}	Power dissipation capacitance ⁽¹⁾	C _L = 15pF	5		67					pF
Ci	Input capacitance					10		10	1	0 pF
нст т	YPES								l	1
	Address to output	C _L = 50pF	4.5		14 ⁽³⁾	35		44	5	3 ns
t _{pd}	Strobe G ₂ to output HC/ HCT138	C _L = 50pF	4.5			35		44	Ę	3 ns
	Strobe $\overline{\mathbf{G}}_{0}$, $\overline{\mathbf{G}}_{1}$ to output HC/HCT238	C _L = 15pF	4.5			40		50	6	0 ns
t _t	Output transition time	C _L = 15pF	4.5			15		19	2	2
C _{pd}	Power dissipation capacitance ⁽¹⁾	C _L = 15pF	5		67					pF
Ci	Input capacitance					10		10	1	0 pF

C_{PD} is used to determine the dynamic power consumption, per gate.

⁽²⁾ For details on power calculation, see SCAA035B

⁽³⁾ $C_L = 15pF \text{ and } V_{CC} = 5$


www.ti.com

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_{r} and t_{f} is the same as t_{t} .

Figure 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

7 Detailed Description

7.1 Overview

The CDx4HC(T)138 and '238 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. They contain a single 3:8 decoder.

The CDx4HC(T)138 and '238 have three address select inputs (A_2 , A_1 , and A_0). The circuit functions as a normal one-of-eight decoder.

Three strobe inputs $(G_2, \overline{G}_1 \text{ and } \overline{G}_0)$ are provided to simplify cascading and to facilitate demultiplexing. When any input strobe is active, all outputs are forced into the high state for the '138 function. When any input strobe is active, all outputs are forced into the low state for the '238 function.

The demultiplexing function is accomplished by first using the select inputs to choose the desired output, and then using one of the strobe inputs as the data input.

The outputs for the CDx4HC(T)138 are normally low when selected. The outputs for the CDxHC(T)238 are normally high when selected.

7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram '138




Figure 7-2. Functional Block Diagram '238

7.3 Device Functional Modes

Table 7-1. Function Table 'HC138, 'HCT138

								, , , , , ,					
	STROBE		UTS	ADDRESS	3				ОПТІ	PUTS			
G2	G1	G0	A ₂	A ₁	A ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
Х	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = High Voltage Level, L = Low Voltage Level, X = Don't Care

Table 7-2. Function Table 'HC238, 'HCT238

		INP	UTS						OUTI	DUTE			
	STROBE			ADDRESS	3				0011	-013			
G2	G1	G0	A ₂	A ₁	A ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
Х	Х	Н	Х	Х	Х	L	L	L	L	L	L	L	L
L	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Н	L	L	L	L	L	Н	L	L	L	L	L	L	L
Н	L	L	L	L	Н	L	Н	L	L	L	L	L	L
Н	L	L	L	Н	L	L	L	Н	L	L	L	L	L
Н	L	L	L	Н	Н	L	L	L	Н	L	L	L	L
Н	L	L	Н	L	L	L	L	L	L	Н	L	L	L
Н	L	L	Н	L	Н	L	L	L	L	L	Н	L	L
Н	L	L	Н	Н	L	L	L	L	L	L	L	Н	L
Н	L	L	Н	Н	Н	L	L	L	L	L	L	L	Н

H = High Voltage Level, L = Low Voltage Level, X = Don't Care



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

www.ti.com

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 18-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8688401EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688401EA CD54HC238F3A	Samples
CD54HC138F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC138F	Samples
CD54HC138F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8406201EA CD54HC138F3A	Samples
CD54HC238F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8688401EA CD54HC238F3A	Samples
CD54HCT138F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT138F	Samples
CD54HCT138F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8550401EA CD54HCT138F3A	Samples
CD54HCT238F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8974501EA CD54HCT238F3A	Samples
CD74HC138E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC138E	Samples
CD74HC138M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC138M	Samples
CD74HC138M96E4	ACTIVE				2500	TBD	Call TI	Call TI	-55 to 125		Samples
CD74HC238E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC238E	Samples
CD74HC238EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC238E	Samples
CD74HC238M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC238M	Samples
CD74HC238NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC238M	Samples
CD74HC238PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ238	Samples
CD74HCT138E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT138E	Samples
CD74HCT138M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT138M	Samples
CD74HCT238E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT238E	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT238M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT238M	Samples
CD74HCT238PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HK238	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC138, CD54HC238, CD54HC138, CD54HC138, CD74HC138, CD74H

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

• Catalog: CD74HC138, CD74HC238, CD74HCT138, CD74HCT238

• Automotive : CD74HC138-Q1, CD74HC138-Q1

• Military: CD54HC138, CD54HC238, CD54HCT138, CD54HCT238

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



www.ti.com 10-Jan-2024

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC138M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HC138M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC238M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC238NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC238PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC238PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
CD74HC238PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT138M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HCT138M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT238M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT238PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
CD74HCT238PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT238PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 10-Jan-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	1 dokage 1 ypc	T dokage Drawing		- O. Q	Longin (mm)	Width (IIIII)	ricigni (iiiii)
CD74HC138M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HC138M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC238M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC238NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC238PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC238PWR	TSSOP	PW	16	2000	366.0	364.0	50.0
CD74HC238PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT138M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HCT138M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HCT238M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HCT238PWR	TSSOP	PW	16	2000	366.0	364.0	50.0
CD74HCT238PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT238PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC238E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC238E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC238EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC238EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT238E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT238E	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated