Lab 4 8/11/21 Using Some Sequence as lab 3 implement onto FPGA Machine: Next Present Q1 Q, Q6 Q4 Q1 QC Q6 Q4 1000 100 added treat to redund derit to 60 in One tell joil onto 1894 Orack 1001 0110

Using Lu Final Simplified equations Qd = Qd Qc Qb Qq + QdQb Qq + QdQcQb + Q1Qc Qn QC = Qa Qa + QcQbQq + QaQcQb Pb = QJQ, + QdQq + QdQcQq Qu = Qo Qa + QaQc +Qa + QaQs +QaQcQs 29th 100. - encountred on error whast generating bits rem - added Teg to moduling definition fixed ever - implemental code anto fryt device works as expected, when tested with all various