

Lab 5 6th december

9, 7, 4, 6, 3



$$\begin{aligned}
 QA &= \bar{k}_0 \cdot \bar{k}_1 \cdot \bar{k}_2 \cdot \bar{k}_3 \cdot \bar{k}_4 \cdot \bar{k}_5 \cdot \bar{k}_6 \cdot \bar{k}_7 \cdot \bar{k}_8 \cdot \bar{k}_9 \cdot \text{Reset} \\
 QB &= QA \cdot \bar{k}_0 \cdot \bar{k}_1 \cdot \bar{k}_2 \cdot \bar{k}_3 \cdot \bar{k}_4 \cdot \bar{k}_5 \cdot \bar{k}_6 \cdot \bar{k}_7 \cdot \bar{k}_8 \cdot \bar{k}_9 \cdot \text{Reset} \\
 QC &= QA \cdot QB \cdot \bar{k}_0 \cdot \bar{k}_1 \cdot \bar{k}_2 \cdot \bar{k}_3 \cdot \bar{k}_4 \cdot \bar{k}_5 \cdot \bar{k}_6 \cdot \bar{k}_7 \cdot \bar{k}_8 \cdot \bar{k}_9 \cdot \text{Reset} \\
 QD &= QA \cdot QB \cdot QC \cdot \bar{k}_0 \cdot \bar{k}_1 \cdot \bar{k}_2 \cdot \bar{k}_3 \cdot \bar{k}_4 \cdot \bar{k}_5 \cdot \bar{k}_6 \cdot \bar{k}_7 \cdot \bar{k}_8 \cdot \bar{k}_9 \cdot \text{Reset} \\
 QE &= QA \cdot QB \cdot QC \cdot QD \cdot \bar{k}_0 \cdot \bar{k}_1 \cdot \bar{k}_2 \cdot \bar{k}_3 \cdot \bar{k}_4 \cdot \bar{k}_5 \cdot \bar{k}_6 \cdot \bar{k}_7 \cdot \bar{k}_8 \cdot \bar{k}_9 \cdot \text{Reset} \\
 Z &= QE \\
 \bar{Z} &= QE \cdot 0
 \end{aligned}$$

- implemented equations onto FPGA
- device works as intended with testing and simulating completed.