

# Intermediate Representation (IR)

IR encodes all knowledge the compiler has derived about source program.

#### Simple compiler structure



#### More typical compiler structure



University of Illinois at Urbana-Champaign

# Components and Design Goals for an IR

#### Components of IR

- Code representation: actual statements or instructions
- Symbol table with links to/from code
- Analysis information with mapping to/from code
- Constants table: strings, initializers, ...
- Storage map: stack frame layout, register assignments

Design Goals for an IR?
There is no universally good IR. Many forms of IR have been used. The right choice depends strongly on the goals of the compiler system.

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 2/3:

CS 426 Topic 5: Internal Representations

# **Common Code and Analysis Representations**

# Code representations

- Usually have only one at a time
- Common alternatives:
  - Abstract Syntax Tree (AST)
  - SSA form + CFG
  - 3-address code [+ CFG]
  - Stack code
- Influences:
  - semantic information
  - types of optimizations ease of transformations
  - speed of code generation

## Analysis representations

- May have several at a time
- Common choices:
  - Control Flow Graph (CFG)
  - Symbolic expression DAGs
  - Data dependence graph (DDG)
  - SSA form
  - Points-to graph / Alias sets
  - Call graph
- Influences:
  - analysis capabilities
  - optimization capabilities

Categories of IRs By Structure

CS 426 Topic 5: Internal Representations

# Graphical IRs

- trees, directed graphs, DAGS
- node / edge data structures tend to be large
- harder to rearrange
- Examples: AST, CFG, SSA, DDG, Expression DAG, Points-to graph

## Linear IRs

- pseudo-code for abstract
- many possible semantic levels
- simple, compact data structures
- easier to rearrange
- Examples: 3-address, 2-address, accumulator, or stack code

# Hybrid IRs as the Code Representation


- CFG + 3-address code (SSA or non-SSA)
- CFG + 3-address code + expression DAG
- AST (for control flow) + 3-address code (for basic blocks)
- AST (for control flow) + expression DAG (for basic blocks)

# Abstract syntax tree

An Abstract Syntax Tree (AST) is a simplified parse tree. It retains syntactic structure of code.

- Well-suited for source code
- Widely used in source-source translators
- Captures both control flow constructs and straight-line code explicitly
- Traversal and transformations are both relatively expensive
  - both are pointer-intensive
  - transformations are memory-allocation-intensive

# Abstract syntax tree: Examples



University of Illinois at Urbana-Champaign

Tonic 5: Internal Representations - p.

University of Illinois at

Topic 5: Internal Representations - p. 6/33

CS 426 Topic 5: Internal Representations

# CS 426 Topic 5: Internal Representations

# Directed acyclic graph


A Directed Acyclic Graph (DAG) is similar to an AST but with a unique node for each <u>value</u>.

#### Advantages

- sharing of values is explicit
- exposes redundancy (value computed
- $\Rightarrow$  powerful representation for symbolic expressions

## Disadvantages

- difficult to transform (e.g., delete a stmt)
- not useful for showing control flow structure
- ⇒ Better for analysis than transformation



Control Flow Graph: CFG

# Definitions

Leader  $\equiv$  the first statement of a basic block

Maximal Basic Block  $\equiv$  a  $\underline{\textit{maximal-length}}$  basic block

 $\textbf{CFG} \ \equiv \textbf{a}$  directed graph (usually for a single procedure) in which:

- Each node is a single basic block
- ${\bf 9}$  There is an edge  $b_1\to b_2$  if control  $\it may$  flow from last stmt of  $b_1$  to first stmt of  $b_2$  in some execution

NOTE: A CFG is a conservative approximation of the control flow! Why?

University of Illinois at Urbana-Champaign

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 87

# **Examples 1 - Conditional Control Flow**

# Conditional branch in C: $stmtlist_0$ if (x == y) $stmtlist_1$ else stmtlist2 stmtlist3

```
"switch" statement in C:
           stmtlist<sub>0</sub>
switch (V) {
   case 1: stmtlist<sub>1</sub>
   case 2: stmtlist<sub>2</sub>
                     \begin{array}{ll} \dots \\ \text{case n: } & \text{stmtlist}_n \\ \text{default: } & \text{stmtlist}_n \end{array}
             stmtlist_{n+1}
```

# Examples 2 - Loops

```
"while" loop in C:
         stmtlist<sub>0</sub>
while (x < k)
stmtlist<sub>1</sub>
         \mathtt{stmtlist}_2
```

```
"do-while" loop in C:
        stmtlist<sub>0</sub>
        stmtlist<sub>1</sub>
while (x < k);
stmtlist<sub>2</sub>
```

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 9/33

University of Illinois at Urbana-Champaign

# **Examples 3 - Exceptions**

```
"try-catch-finally" in Java:
      stmtlist<sub>0</sub>
     try {
S_0;
S_1;
} catch (etype el) {
                                          // may throw // may throw
     S2; S2; catch (etype<sub>2</sub> e2) { S_3; finally { S_4;
                                          // simple statement
                                          // simple statement
                                          // simple statement
      }
stmtlist1
```

CS 426 Topic 5: Internal Representations

CS 426 Topic 5: Internal Representations

# **Dominance in Control Flow Graphs**

**Dominates**  $\equiv B_1$  dominates  $B_2$  iff all paths from entry node to  $B_2$  include  $B_1$ .

Intuitively,  $B_1$  is always executed before executing  $B_2$  (or  $B_1=B_2$ ).

Which assignments dominate (X+Y)?: Which assignments dominate (X+Y)?:

```
X = 1;
if (...) {
    Y = 4;
}
... = X + Y;
                                                                                       X = 1;
if (...) {
    Y = 4;
    ... = X + Y;
```

Topic 5: Internal Representations - p. 11/33

# Static Single Assignment (SSA) Form

- Informally, a program can be converted into <u>SSA form</u> as follows:
  - Each assignment to a variable is given a unique name
  - All of the uses reached by that assignment are renamed.
- Easy for straight-line code:

$$\begin{array}{cccc} V \leftarrow 4 & & 2 \underset{\leftarrow}{V_0} - 4 \\ \leftarrow V + 5 & 2 \underset{\leftarrow}{V_0} + 5 \\ V \leftarrow 6 & 2 \underset{\leftarrow}{V_1} + 7 \end{array}$$

What about flow of control? Introduce φ-functions!

# Static Single Assignment with Control Flow

2-way branch:

$$\begin{array}{ll} \text{if (...)} & \text{if (...)} \\ X = 5; & X_0 = 5; \\ \text{else} & \text{else} \\ X = 3; & X_1 = 3; \\ Y = X; & Y_0 = X_2; \end{array}$$

While loop:

$$j_5 = 1;$$
 $j_2 = \phi(j_5, j_4);$ 
if  $(j_2 >= X)$ 
goto E;
 $j_4 = j_2 + 1;$ 
goto S
 $N = j_2;$ 

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 13/33

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 14/3

CS 426 Topic 5: Internal Representations

# **Definition of SSA Form**

**Definition** ( $\phi$  Functions):

In a basic block 
$$B$$
 with  $N$  predecessors,  $P_1,\ P_2,\ \dots,\ P_N,$  
$$X=\phi(V_1,V_2,\dots,V_N)$$
 assigns  $X=V_j$  if control enters block  $B$  from  $P_j,\ 1\leq j\leq N.$ 

- **●** Properties of  $\phi$ -functions:
  - $m{\phi}$  is <u>not</u> an executable operation.
  - ${\bf {\it 9}}~~\phi$  has exactly as many arguments as the number of incoming BB edges
  - ${\bf 9}$  Think about  $\phi$  argument  $V_i$  as being evaluated on CFG edge from predecessor  $P_i$  to B
- Definition (SSA form):

A program is in SSA form if:

- each variable is assigned a value in exactly one statement
- 2. each use of a variable is *dominated* by the definition

# The SSA Graph

CS 426 Topic 5: Internal Representations

# Definition (SSA Graph):

The SSA Graph is a directed graph in which:

 $\label{eq:Nodes} \textit{Nodes} = \textit{All definitions} \text{ and uses of SSA variables} \\ \textit{Edges} = \{\ (d,u): u \text{ uses the SSA variable defined in } d\ \}$ 

Examples

Draw the SSA graphs for the examples with control flow

#### So Where Do We Need Phi Functions?

#### Choices (for each variable X):

- At every merge point in the CFG?
- At every merge point after a write to X?
- At every merge point (after a write to X) that reaches a read of X?
- At some proper subset of the above merge points?

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 17/33

#### node on the path $B \rightarrow^+ Z$ .

University of Illinois at Urbana-Champaign

Intuition for Placement Conditions:

Informal Conditions:

So Where Do We Need Phi Functions?

1. there is a non-empty path  $B \rightarrow^+ Z$ ;

(1)  $\implies$  the value of V computed in B reaches Z

values must be merged at B with a  $\phi$ .

If basic block B contains an assignment to a variable V, then a  $\phi$  must be

These conditions must be reapplied for every  $\Phi$  inserted in the code!

(2)  $\Longrightarrow$  there is a path that does not go through B, so some other value of V reaches Z along that path (ignore bugs due to uses of uninitialized variables). So, two

(3)  $\Longrightarrow$  The  $\phi$  for the value coming from B itself has not been placed in some earlier

inserted in each basic block Z such that all of these are true:

2. there is a path from ENTRY to Z that does not go through B;

3. Z is the first node on the path B  $\rightarrow^+$  Z that satisfies (2).

opic 5: Internal Representations - p. 18/33

CS 426 Topic 5: Internal Representations

# So Where Do We Need Phi Functions?

#### A constructive description

```
PhiFunctionPlacement

Worklist <-- all assignments to scalars

while (Worklist is not empty) {

Remove one assignment, S, from Worklist;

B <-- the basic block containing S;

for (every basic block, Z, such that

B dominates some predecessor of Z, and

B is not a proper dominator of Z) {

Place a Phi assignment at the start of block Z;

Add this Phi assignment to WorkList;

Add this Phi assignment to WorkList;
```

Does the inner (for) loop above compute exactly the set of nodes satisfying the Informal Conditions on the previous slide?

CS 426 Topic 5: Internal Representations

# Tradeoffs of SSA form

## REVISIT THIS SLIDE AFTER DATAFLOW ANALYSIS

# Strengths:

- 2. Def-use pairs are explicit : compact dataflow information
- 3. No write-after-read and write-after-write dependences
- 4. Can be directly transformed during optimizations
- (1-3)  $\Longrightarrow$  Many dataflow optimizations are *much* faster

#### Weaknesses:

- 1. Space requirement: many variables, many  $\phi$  functions
- 2. Limited to scalar values; an array is treated as one big scalar
- When target is low-level machine code, limited to "virtual registers" (memory is not in SSA form)
- 4. Copies introduced when converting back to real code

University of Illinois at Urbana-Champaign

Low-level Model

Linear memory model (no

high-level data types)

registers from memory

Explicit addressing

Expose all low-level

Low-level 3-address code

architectural details: Addressing modes, stack frame, calling conventions,

Distinguish virtual

+ CFG

arithmetic

data layout

#### Three address code

A term used to describe many different representations Each statement  $\equiv$  single operator + at most three operands

#### Advantages

- compact and very uniform
- makes intermediates values explicit
- suitable for many levels (high, mid, low):
  - high-level: e.g., array refs, min / max ops
  - mid-level: e.g., virtual regs, simple ops
  - low-level: close to assembly code

- Large name space (due to temporaries)
- Loses syntatic structure of source

# Example

$$\begin{array}{c}
\frac{\mathbf{x} \cdot \mathbf{y}}{\mathbf{x}} \\
\mathbf{z} = \mathbf{x} - 2 * \mathbf{y}
\end{array}$$

#### 3-address code:

$$\begin{array}{c} t_1 \leftarrow \text{load } x \\ t_2 \leftarrow \text{load } y \\ t_3 \leftarrow t_1 \ \textit{gt} \ t_2 \\ \text{br} \ t_3 \ L_2 \ L_1 \\ \text{L}_1 \colon \ t_4 \leftarrow 2 \ \star \ t_2 \\ t_5 \leftarrow \ \text{tt}_1 - \ t_4 \\ z \leftarrow \ \text{store} \ t_5 \end{array}$$

University of Illinois at Urbana-Champaign

#### University of Illinois at Urbana-Champaign

**Compilation Strategies** 

Retain high-level data types:

(AST) OR 3-address code

variables (i.e., no registers)

Structs, Arrays, Pointers

Linear 3-address code + CFG

Structs, Arrays, Pointers, Classes

Retain high-level control constructs

Retain some high-level data types:

Distinguish virtual regs from memory

No low-level architectural details

Generally operate directly on program -

High-level Model

Mid-level Model

CS 426 Topic 5: Internal Representations

# Some Examples of Real Systems

Example 1: Sun Compilers for SPARC (C, C++, Fortran, Pascal)

Muchnick, Chapter 21

 $\it Code \equiv 2 \ \, {\it different IRs}$ Analysis info ≡ CFG + dependence graph + ???

High-level IR: linked-list of triples

Low-level IR: SPARC-assembly-like operations

## Example 2: IBM Compilers for Power, PowerPC (Same as Sun + PL.8)

Code ≡ Low-level IR (+ optional high-level IR with SSA) Analysis info 

CFG + "intervals" + value graph + dataflow graphs

Low-level IR: indirect list of variable-length instructions

CS 426 Topic 5: Internal Representations

# **Examples of Real Systems (continued)**

Example 3: LLVM Compiler (C, C++, . . .)

CFG + Mostly 3-address IR in SSA form Code

Analysis info ≡ Value Numbering + Points-to graph + Call graph

Basic blocks: doubly linked list of LLVM instructions

Example 4: dHPF Compiler (Fortran90 + HPF)

dhpf.cs.rice.edu

 $\textit{Code} \equiv \mathsf{AST}$ 

Analysis info ≡ CFG + SSA + Value DAG + Call Graph

# ADDITIONAL TOPICS FOR YOUR EDIFICATION ONLY.

Stack machine code

Used in compilers for stack architectures: B5500, B1700, P-code, BCPL Popular again for bytecode languages: JVM, MSIL

Adva	ntages	Example
	compact form	x - 2 * y - 2 *
	introduced names are implicit, not explicit	Stack machine code:
	simple to generate & execute code	push $x$ push 2
Disa	dvantages	push y
	does not match current architectures	multiply push 2
_	many spurious dependences due to stack: $\Rightarrow$ difficult to do reordering transformations	push $z$ multiply add
	cannot "reuse" expressions easily (must	subtract

University of Illinois at Urbana-Champaign

University of Illinois at Urbana-Champaign

store and re-load)

⇒ difficult to express optimized code

CS 426 Topic 5: Internal Representations

easy to reorder

costly to traverse

Linked list

# Storage Formats for Three Address Code

Size vs. Ease of Reordering vs. Locality

Quadru	ples

load  $t_1$ loadi  $t_2$ mult  $t_1$  $t_3$  $t_2$ load  $t_4$ sub

- table of  $k \times 4$  small integers (indexes into symbol table)
- not very easy to reorder
- fast to traverse

#### Indirect Triples

Order				
		ор	arg1	arg2
(103)	(100)	load	у	
(100)	(101)	loadi	2	
(101)	(102)	mult	(100)	(101)
(102)	(103)	load	х	
(104)	(104)	sub	(10%)	explicit names
	(103) (100) (101) (102)	(103) (100) (100) (101) (101) (102) (102) (103)	(103) (100) load (100) (101) loadi (101) (102) mult (102) (103) load	Op arg1   (103)

- all names are explicit

- index is implicit name

  - easier to reorder stmts
- more expensive to traverse

CS 426 Topic 5: Internal Representations

# XIL and YIL: The Intermediate Languages of TOBEY

O'Brien et al., IR'95.

## Key Design Assumptions in XIL

- Low-level IR with no source-level semantic assumptions
- Must be capable of supporting multiple targets
- All loads, stores, and addressing computations must be exposed "from front-end onwards."

"Main disadvantage": Slower compile time due to larger code volume

Loops and source-level branches are lowered to compares, and conditional branches to labels

Loop structure and induction vars. must be recovered via program analysis

Some "exotic" or complex macro instructions, expanded by Macro Expansion phase:

> String operations; multi-dim array refs; unlimited args; unlimited size for immediate operands

- Formal identities:
  - Identities found by hashing: hash(op, arg1, ..., argn)
  - All defs of a symbolic register must be formally identical

L'immsity of Illinois at Urbana-Champaign
Datatiow optimizations operate on symbolic registers (including loads, and stores) antalons - p. 2833

#### XIL and YIL: The Intermediate Languages of TOBEY

#### Structural Design Assumptions in XIL

- Code representation:
  - Doubly linked list of pointers to instructions
  - Instructions live in a separate (unordered) table: Computation Table
  - More complex than just triples: complex operands; multiple results
- Analysis representations:
  - DAG representation of symbolic expressions
  - Control-flow graph
  - Symbol information: types, line numbers, literal value table
- IR allows flexible ordering of compiler passes
  - Structure stays fixed throughout optimization and code generation
  - Passes may be used in different orders, and repeated
- Computation Table (CT): Enforces formal identities
  - Uses the hash function so each instruction is entered only once
  - Symbolic registers are simply pointers to unique instructions in CT
  - Exception: By client request. Called "non-canonical" instructions

University of Illinois at Urbana-Champaign

Topic 5: Internal Representations - p. 2

# XIL and YIL: The Intermediate Languages of TOBEY

#### Key Design Assumptions in YIL

- Require higher-level abstractions (than XIL) to support:
  - Dependence analysis for array subscripts
  - Loop transformations: memory hierarchy opts, auto-par, auto-vec
- YIL abstractions can be constructed from XIL (instead of separate generator from front-end)
  - This is unusual: Most compilers successively "lower" the IR
- Adding a layer of structural abstraction over XIL is better than designing a brand new IR:
  - YIL links back to XIL to share expression DAGs in CT
  - YIL exploits XIL functionality for manipulating expressions

University of Illinois at Urbana-Champaign

opic 5: Internal Representations - p. 30/33

CS 426 Topic 5: Internal Representations

#### XIL and YIL: The Intermediate Languages of TOBEY

## Structural Design of YIL

- Code representation:
  - "Statement graph": doubly linked list of statement nodes
  - Nodes for Loop, If, Assign, Call
  - Loops and loop nests are explicit
  - Assign node represents a store and all computations feeding it
- Analysis representations:
  - SSA form for variables (probably scalars only)
  - Explicit use-def chains for all variables
  - Dependence graph with dependence distances
  - Links to expression DAGs and symbol information of XIL
- Loop optimizations focus on "unimodular transformations". Described by a loop transformation matrix
- SSA form is updated incrementally by many optimizations (that don't change control flow)

CS 426 Topic 5: Internal Representations

#### XIL and YIL: The Intermediate Languages of TOBEY

## Critique of XIL

- Reasonable design for the "very back end"
  - $\begin{tabular}{l} \longleftarrow \begin{tabular}{l} \textbf{Want dataflow optimization of machine-specific computations} \end{tabular}$
  - $\begin{tabular}{l} \longleftarrow \text{Want rich symbolic expression manipulation} \\ \end{tabular}$
- But . .
  - XIL also serves as "mid-level" optimizer, i.e., many machine-independent opts
    - Code volume is a significant cost

both dataflow opts and scheduling)

- Many such optimizations require both XIL and YIL features
- Unclear if XIL preserves important type information
   E.g., structures, arrays, pointers
   These are needed for pointer and dependence analysis (important for

University of Illinois at Urbana-Champaign

# XIL and YIL: The Intermediate Languages of TOBEY

# Critique of hierarchical IL (XIL+YIL)

- lacksquare Hierarchical  $\equiv$  two separate simultaneous ILs:
  - YIL is not a full-fledged IL with complete analysis, optimization suite
  - YIL relies on XIL for dataflow opts, low-level opts
- Lack of dataflow opts in YIL could be a weakness:
  - Many high-level optimizations depend on good low-level opts
     E.g., Dep. analysis needs pointer analysis, which needs extensive low-level opts
  - Also, many high-level opts. must be followed by good low-level opts
- Interprocedural optimization (IPO) important for both high-level and low-level opts
  - Unclear how IPO can work with the XIL / YIL dichotomy
  - Code volume of XIL could slow down IPO

University of Illinois at Urbana-Champaign