### Code generation for modern processors

Refs: AS&U, Chapter 9 + Notes. Optional: Muchnick, 16.3 & 17.1

What are the dominant performance issues for a superscalar RISC processor?

### Strategy



select is fairly simple allocate and schedule are complex

(problem of the 80's)

### Definitions (1 of 2)

### Instruction selection

- the process of mapping ii into assembly code
- assumes a fixed storage mapping

(code shape)

combining instructions, using address modes

#### Register allocation

- the process of deciding which values reside in registers
- changes storage mapping

(and the code)

concern about placement of data

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation -

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.2/30

## CS 426 Topic 12: Register Allocation

### Definitions (2 of 2)

### Instruction scheduling

- the process of reordering instructions to hide latencies
- assumes a fixed program
- changes demand for registers

Each problem is NP-complete for a non-trivial target processor.

The problems are tightly intertwined, but conventional wisdom says we can (and should) attack each one separately.

# Register allocation

CS 426 Topic 12: Register Allocation

#### 

#### Assumptions

- Load-store RISC architecture
- Three-address IL
  - Previous analysis identifies values that are illegal to hold in registers. Which?
    - Load into register before use
    - Store back after def

### Goals

- Produce correct k register code
- Minimize added loads and stores
- Minimize memory space needed to hold spills
- Allocator must be efficient (⇒ no backtracking)

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.3/

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation – p.4

### Register classes

### Some architectures have multiple register classes:

- commonly: general-purpose (GP) and floating-point (FP) (and double-precision may use two FPs)
- PowerPC: condition code registers
- IA 64: predicate registers, branch target registers

#### Problem: Interactions between classes

- If all classes were used independently, could allocate separately
- Arithmetic ops may produce condition codes, predicates, etc. to be set
- FP and other register spills may cause address arithmetic!

#### Our Approach

- 1. Assume separate allocation for each class except where noted.
- 2. Allocate GPRs last.

University of Illinois at Urbana-Champaign

### Allocation versus assignment

#### The distinction:

- allocation: choosing what to keep in registers at each point
- assignment: choosing specific registers for values

#### Complexity

	Allocation	Assignment
Local	<ul> <li>optimal, linear time methods for simplest case</li> </ul>	■ uniform regs, no spilling ⇒ linear time
	<ul> <li>almost everything else is NP-complete</li> </ul>	<ul><li>■ adjacent register pairs</li><li>⇒ NP-complete</li></ul>
Global	<ul> <li>NP-complete for 1 register machine</li> <li>NP-complete for k register machine</li> <li>most subproblems are NP-complete</li> </ul>	NP-complete

University of Illinois at Urbana-Champaign

CS 426 Topic 12: Register Allocation

### **Register Allocation Preliminaries**

### Definitions and observations

- 1. Spill virtual register (aka value)  $V \equiv$ 
  - Assign to a memory location; not a physical register
    - ⇒ Load just before each use
  - ⇒ Store just after each def
  - Usually assign to a stack slot
  - Some algorithms may spill a value in one interval and allocate to a register in another
- 2. Reserve registers to ensure feasibility

default

- (a) must be able to compute addresses, load, & store
- (b) requires a minimal number of registers,  $\mathcal{F}$ : feasible set
- (c)  $\mathcal{F}$  depends on architecture
- 3.  $MAXLIVE \equiv Maximum$  number of values live at any instruction (in some region of code, e.g., a basic block)

Two Approaches for Single Basic Block

All values live in memory between basic blocks

CS 426 Topic 12: Register Allocation

### Common features of single-basic block allocation

- Therefore, even for values allocated a physical register:
- ⇒ Load before first use in block ⇒ Store after last def in block
- if MAXLIVE  $\leq k$ , allocation is trivial;  $\mathcal{F}$  irrelevant
- lacktriangledown if MAXLIVE > k, must spill some values to memory

## (1): Top-down allocation : Usage Counts

- a register can hold only a single value in entire block
- sort variables by (|uses|)
- assign first  $k \mathcal{F}$  names to registers
- spill all other values (load before each use; store after each def)

University of Illinois at Urbana-Champaign

University of Illinois at Urbana-Champaign

#### CS 426 Topic 12: Register Allocation

(live values only)

### Two Approaches for Single Basic Block

### (2) Bottom-up allocation : Linear scan using live ranges

- a register can hold different values at different statements
- keep a stack of free registers
- for each statement (v<sub>3</sub> = v<sub>1</sub> op v<sub>2</sub>) assign free registers to v<sub>1</sub>, v<sub>2</sub>, v<sub>3</sub> (if not in register already) free a register at the end of a live range
- if no register available, spill some busy register
- Key question: Which register to spill?
  - spill register used farthest in the future (Sheldon Best 1955)
  - on a tie, favor value that need not be stored back to memory

University of Illinois at Urbana-Champaign

Tonic 12: Register Allocation -

University of Illinois at Urbana-Champaign

Global extension of Usage Counts

Some cross-block analysis:

Global Register Allocation: An Early Approach

Extend usage counts to account for loops, branches

try to avoid load, store at block boundaries

A few extra spills in the wrong places can be extremely expensive

Insert load at block entry; store at block exit

Topic 12: Register Allocation - p. 10/2

CS 426 Topic 12: Register Allocation

### Global Register Allocation: The Modern Approach

### A fundamentally global approach: Graph Coloring

- Lavrov (?), Cocke (1971), Chaitin (1981)
- abandon the distinction between local and global
- model live ranges of entire procedure in a single graph
- reduce allocation problem to coloring nodes in the graph minimal coloring is NP-Complete
   ⇒ use heuristics to choose coloring
- map colors onto physical registers

## Graph coloring

CS 426 Topic 12: Register Allocation

### The problem

A graph G=(N,E) is said to be k-colorable if and only if the nodes can be labeled with integers 1,...,k so that no edge in G connects nodes with the same label.

## Examples



"diamond" graph a more complex graph 2-colorable 3-colorable

## Application to allocation & assignment

- graphical representation of conflicts
- coloring corresponds to feasible assignment
- model machine constraints in graph

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.12

### **Graph Coloring Register Allocation**

#### 4 major aspects:

- 1. Constructing global live ranges
  - not the same as intuitive live range in straight-line code
- 2. Building interference graph for a procedure
  - captures information about overlapping live ranges
- 3. Estimating spill costs
  - important to consider when k-coloring fails
- 4. (Try to) construct a k-coloring
  - if unsuccesful, choose values to spill and repeat
  - spill placement becomes critical issue

Let's take these one by one.

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.1

## **Global Live Ranges**

Also called a web

Definition: Live Range

A live range is a set of references (definitions and uses) s.t.

- for any use in the set, all defs that reach it are in the set too
- for any def in the set, all uses it reaches are in the set too

#### **Fundamental Invariant**

All references in a live range are allocated to the same physical register.

### Information needed to compute live ranges:

- need all definitions that reach a single use, and vice versa
- SSA form provides exactly this information:
  - each SSA variable has a single def and zero or more uses
  - ${\color{blue} {\color{blue} {\color{b} {\color{blue} {\color{b} {\color{blue} {\color{blue} {\color{blue} {\color{blue} {\color{blue} {\color{b} {$

$$x_3 \leftarrow \phi(x_1, \dots x_n)$$

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.14

CS 426 Topic 12: Register Allocation

### **Computing Global Live Ranges**

#### ldea:

Partition the SSA references into disjoint sets:

- all references to a variable belong in the same set
- ${\bf extit{9}}\,$  all arguments to a  $\phi\text{-function}$  belong in the same set as the output variable of the function

#### Algorithm:

Use the disjoint set union-find algorithm:

- initially: every name is a separate set
- 2. repeatedly merge sets that meet at a  $\phi$ -function:

 $X = \phi(Y,Z) \colon \mathsf{Merge}$  the sets currently holding Y and Z into the set holding X

3. Finally, treat all references in the same live range as a single virtual register

The concept of interference

CS 426 Topic 12: Register Allocation

### Definition of Interference

- Idea: Two values cannot be in one register if "used in overlapping intervals"
- One way to define "interfere":
  - $n_i$  and  $n_j$  interfere if they are simultaneously *live*
  - Problem: What if both are not used in some basic block (where both are live)?
- ullet Better way:  $n_i$  and  $n_j$  interfere if  $n_i$  is defined at a point where  $n_j$  is live (or vice versa)

### Representing the interference property

- model the problem with an interference graph, I
  - nodes represent values
  - any two values that interfere are connected by an edge
- **a** k-coloring for  $I \Rightarrow$  fits in k registers

30

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.16

### Building the interference graph

### Algorithm:

- 1. Identify global live ranges
- 2. Build LIVE\_IN, LIVE\_OUT sets for each block
- 3. Walk backwards through each block separately:
  - (a) Initialize live set:  $LiveNow \leftarrow LIVE\_OUT$
  - (b) For each instruction:  $v_1 \ op \ v_2 \rightarrow v_3$ 
    - (i)  $v_3$  interferes with every value in LiveNow
    - (ii) remove  $v_3$  from LiveNow
    - (ii) add  $v_1$ ,  $v_2$  to LiveNow

### Use two representations:

- 1. adjacency matrix: lower-diagonal bit matrix
  - lacksquare allows test for interference in O(1) time
  - hash-table has same benefit with lower memory usage for large graphs
- 2. adjacency list:
  - allows efficient iteration over neighbors of a node

University of Illinois at Urbana-Champaign

CS 426 Topic 12: Register Allocation

### **Estimating spill costs**

### Components of cost (per reference) for a spill:

Load / store:
1. address computation

Or "Rematerialization:

- 1. recomputing the value
- 2. memory operation
- 2. estimated execution frequency
- 3. estimated execution frequency

### Address computation:

- minimize by keeping spilled values in activation record
- can load / store with (fp + offset) address

### **Execution frequencies:**

- Static estimation:
  - weight by 10<sup>d</sup> for loop depth d
  - weight by branching probability if enclosed in branches
- Profiling:
  - measure execution frequencies for representative inputs

**Copy Coalescing** 

An important optimization folded into register allocation

#### When to coalesce

 $mov \ v_i \rightarrow v_j$ 

#### Coalesce if:

- 1.  $v_i$  and  $v_j$  do not interfere, or
- 2.  $v_i$  and  $v_j$  are not modified after the copy i.e., values remain equal always

### Coalesce means . . .

- 1. Replace  $v_i$  with  $v_i$
- 2. Remove copy instruction
- 3. Combine nodes in the interference graph

University of Illinois at Urbana-Champaign

CS 426 Topic 12: Register Allocation

## Coloring by Graph Pruning: Observations

### Two Key Observations

- 1. The degree < k rule:
  - A graph having a node n with degree < k is k-colorable iff the graph with node n removed is k-colorable

### Proof:

- given k-coloring of graph without node n, all neighbors of N use fewer than k colors. Pick a remaining color for n.
- 2. Consider a node n with degree>=k:
  - Neighbors of N may still use fewer than k distinct colors
- ⇒ defer spilling until you are sure it is needed

## Idea: Simplify graph by removing nodes

- Repeat until graph is empty: ullet Repeatedly remove a node with degree < k from the graph
- When no such node exists: choose a candidate to spill and remove it

University of Illinois at Urbana-Champaign

Use stack of nodes

#### CS 426 Topic 12: Register Allocation

### Coloring by Graph Pruning: Algorithm

while N is non-empty

Algorithm

if  $\exists$  node n with  $n^{\circ} < R$ , push n on stack

else, pick n as possible spill candidate and push n on stack

remove n from I (along with its incident edges)

while stack is non-empty

pop n, insert n into I, try to color n if fail to color n, mark n for spilling

Spill all marked nodes (insert code)

Need registers!

Rewrite code to use assigned physical registers

Heuristic for choosing spill candidates is key

University of Illinois at Urbana-Champaign


Topic 12: Register Allocation - p 2:

University of Illinois at Urbana-Champaign

Tonic 12: Register Allocation = n 22/3

CC 426 Tonio 42: Bogistor Allocati

### **Chaitin-Briggs register allocators**



CS 426 Topic 12: Register Allocation

CS 426 Topic 12: Register Allocation

### Picking a spill candidate

When  $\forall n \in N, n^{\circ} \geq k$ , it must pick a spill candidate

**Observations about Reserving Registers** 

If reserved registers for executing spill code:

after spilling all nodes, we are done

more expensive but could give fewer spills

use virtual registers for spillingrepeat entire allocation algorithm

If did not reserve registers:

### Chaitin's heuristic

Chaitin says "minimize  $\frac{\textit{spill cost}}{\textit{current degree}}$ " where

- current degree is the number of remaining neighbors
- spill cost of  $l_i$  is defined as

$$\sum_{j \in \textit{refs}(l_i)} 10^{d(j)} - \sum_{\texttt{loads} \in \textit{defs}(l_i)} 2 \cdot 10^{d(j)} - \sum_{\texttt{stores} \in \textit{USOS}(l_i)} 2 \cdot 10^{d(j)}$$

### where

- ullet refs $(l_i)$  is  $defs(l_i) \cup uses(l_i)$
- $\qquad \qquad \textbf{} \quad d(j) \text{ is the nesting depth of } j \\$

Bernstein  $\it et\,al.$  suggested repeating simplify, select, & spill with different spill choice heuristics

University of Illinois at Urbana-Champaign

Topic 12: Register Allocation - p.24/3

### Improvements to Chaitin: Best of 3 spilling

#### The idea

let

- when allocator blocks, it chooses a value to spill
- determines which value spills & where code is inserted
- spill choice is the critical issue
- $area(lr) = \sum_{n \in lr} \textit{num\_live}(i) \times 5^{d(i)}$ Author Ratio to minimize

current degree Chaitin cost current degree<sup>2</sup> Bernstein cost area cost area<sup>2</sup> Bernstein Bernstein cost

#### The implementation

- no metric dominates others (NP-noise)
- actual coloring is inexpensive; coalescing
- run multiple colorings & use best result (20%)

University of Illinois at Urbana-Champaign

### How does Chaitin-style do?

#### Strengths and Weaknesses

- ↑ precise interference graph
- ↑ strong coalescing mechanism
- ↑ handles register assignment well
- ↑ runs relatively quickly
- ↓ known to overspill in tight cases
- ↓ spills live range everywhere
- ↓ long blocks become spilling by use

### Is further improvement possible?

- rising spill costs
- aggressive transformations
- live range splitting
- better allocation for long blocks

### Remaining problems

- 1. spill code
- 2. spill code
- 3. spill code
- ⇒ still room for improvement on this problem

University of Illinois at Urbana-Champaign

CS 426 Topic 12: Register Allocation

### Improvements

### Situations that we see in practice

- 1. Pass-through live ranges value live but not referenced in block or region
- 2. Spill the "wrong" value some other value might lead to better code
- 3. Excessive demand for registers register pressure simply too high

Improvements are both possible and desirable Allocator is final "filter" through which code must pass Pass-through live ranges A regional effect

- CS 426 Topic 12: Register Allocation
- should be lowest priority for register
- can be heavily weighted by Chaitin
- want "fair competition" inside each loop

This problem motivated Briggs's work on live range splitting

$$\begin{array}{lll} \text{do } i \leftarrow 1 \text{ to n} \\ \dots \\ \text{do } j \leftarrow 1 \text{ to m} \\ \text{do } k \leftarrow 1 \text{ to o} \\ \dots \\ \text{do } j \leftarrow 1 \text{ to m} \\ \text{do } k \leftarrow 1 \text{ to o} \\ \text{no reference to x} \\ \dots \\ \text{do } j \leftarrow 1 \text{ to m} \\ \text{do } k \leftarrow 1 \text{ to o} \\ \dots \\ \dots \\ \dots \\ \dots \\ \dots \\ \dots \end{array}$$

## Improvements to Chaitin (1 of 2) Overview

Experience suggests that there is no silver bullet Difficulties are not symptom of a single effect

Global:

 deferred spilling
 Briggs et al.
 20%

 best of three
 Bernstein et al.
 20%

 rematerialization
 Briggs et al.
 20%

 optimal coloring
 expensive

 $\rightarrow$  these are good things to do

→ do not change underlying problem

### Improvements to Chaitin (2 of 2) Overview

Regional:

live range splitting Briggs et al.

Briggs *et al.*  $\pm 4 \times$  Koblenz & Callahan (?)

scalar replacement  $\,$  Carr  $\,$  20% to  $3\times$ 

→ move to near-by problem with a "better" solution

Local:

Best's method Sheldon Best (1955) naively "optimal"

(et al. in 65,75,88,95)

→ good spill decisions

University of Illinois at Urbana-Champaign

→ ignore surrounding context

University of Illinois at Urbana-Champaign

And 12. Register Association - p.2.a.c

Topic 12: Register Allocation - p.30/30