
# The problem

Given a code fragment for some target machine and the latencies for each individual instruction, reorder the instructions to minimize execution time

## Conceptually, a scheduler looks like



## Its task

• produce correct code (preserve flow of data)

• minimize wasted cycles (interlocks & stalls)

(adding stores & loads) avoid spilling registers

 operate efficiently (reasonable compile time)

Instruction Scheduling

# Instruction scheduling: The abstract view

# Scheduling graph

To capture the important properties of the code, we build a scheduling graph, G = (N, E, type, delay). Each  $n \in N$  is an instruction of type(n) with delay(n).

An edge  $e = (n_1, n_2) \in E$  iff  $n_2$  uses  $n_1$ .

## Definitions

A correct schedule S maps each  $n \in N$  into a non-negative integer that represents its cycle number, and

- 1.  $S(n) \ge 0$ , for all  $n \in N$
- 2. if  $(n_1, n_2) \in E, S(n_1) + delay(n_1) \le S(n_2)$
- 3. for each type t, there are no more instructions of type t in any cycle than the machine can issue

The length of a schedule S, denoted L(S), is

$$L(S) = \max_{n \in \mathcal{N}} (S(n) + delay(n))$$

The goal is to find the shortest possible correct schedule. S is optimal if  $L(S) \leq L(S_1), \forall$  schedules  $S_1$ .

Instruction Scheduling

#### Example

# $w \leftarrow w * 2 * x * y * z$

## Assume:

- non-blocking load
- arguments can be reused next cycle

Cycles per op					
fload	5				
fstore	5				
floadi	1				
fshift	1				
fadd	1				
fmult	2				

simple schedule	load aggressively				
	1 fload r <sub>1</sub> ← sp+@w				
1 $f load r_1 \leftarrow sp+@w$	2 $fload$ $r_2 \leftarrow sp+@x$				
2 $f$ loadi $r_2 \leftarrow 2$					
6 fmult $r_1 \leftarrow r_1, r_2$	3 $fload$ $r_3 \leftarrow sp+@y$				
7 fload $r_2 \leftarrow \text{sp+0x}$	4 $f$ load $r_4 \leftarrow sp+@z$				
	5 floadi $r_5 \leftarrow 2$				
12 $f$ mult $r_1 \leftarrow r_1$ , $r_2$	6 fmult $\mathbf{r}_1 \leftarrow \mathbf{r}_1, \mathbf{r}_5$				
13 $f$ load $r_2 \leftarrow sp+@y$					
18 fmult $\mathbf{r}_1 \leftarrow \mathbf{r}_1, \mathbf{r}_2$	8 $f$ mult $r_1 \leftarrow r_1, r_2$				
19 fload $r_2 \leftarrow sp+@z$	10 $f$ mult $r_1 \leftarrow r_1$ , $r_3$				
	12 $f$ mult $r_1 \leftarrow r_1, r_4$				
24 $f$ mult $r_1 \leftarrow r_1$ , $r_2$	14 fstore sp+@2 ← r <sub>1</sub>				
26 $f$ store sp+@2 $\leftarrow$ r <sub>1</sub>					
33 r <sub>1</sub> available again	15				
oo 11 avanasic agam	19 r <sub>1</sub> available again				
2 registers, 33 cycles	5 registers, 19 cycles				

Heuristics

(Proebsting)

- hiding latency of k requires k+1 registers
- load aggressively, fill with operations

Instruction Scheduling

# Instruction scheduling: What's so difficult?

# Critical points

- 1. operands must be available
- (correctness)
- 2. multiple ops can be ready
- (choice)
- 3. moving ops can lengthen register lifetimes
- 4. uses near definitions can shorten register lifetimes
- 5. ops have multiple predecessors

(start of block) (NP-complete)

Together, these issues make scheduling hard

# Simple case

- restricted to straight-line code
- single instruction per cycle
- consistent and predictable latencies

Even the simple case is NP-complete

#### Evolution of Instruction Scheduling Algorithms

1. "Labelling" algorithm [Sethi and Ullman]:

Optimal code assuming single-cycle loads

- · ignores load latency
- assumes expression tree of entire basic-block (not dag)
- combines instruction scheduling and register allocation
- 2. DLS algorithm [Proebsting and Fischer]:

Optimal code for a delayed-load architecture

- fixed multi-cycle load latency
- $\bullet$  still assumes expression tree
- Direct extension of Sethi-Ullman
- 3. List-scheduling algorithm [Gibbons and Muchnick]:

Optimal scheduling for pipelined multiple-issue processors

- fixed multi-cycle load latency
- takes linear IL as input (e.g., 3-address code)
- linear IL ⇒prior optimizations possible
- $\bullet$  linear IL  $\Rightarrow$  some register allocation may be done already

CS326 -5- Instruction Scheduling

## List scheduling algorithm: Engineering

Use clever data structures:

- 1. ReadyL: single ready list
- 2. W[c],  $0 \le c < MaxExecTime$ : worklists by cycle, MaxExecTime  $\equiv {}^{max}_{n}$  ExecTime(n)
- 3. For each edge  $e: n \to s$ :

 $Avail(s,e) \equiv cycle in which value from node n is available to node s (at the start of the cycle)$ 

Heuristic function ChooseInstr(c, ReadyL, DAG):

- $\bullet$  choose instruction from ReadyL to schedule in cycle c
- delete the instruction from ReadyL
- heuristics used here are key to good performance (later)

CS326 -7- Instruction Scheduling

List scheduling

## Simple idea

- 1. retain a ready list of instructions by cycle
- 2. repeat cycle-by-cycle until all instructions scheduled:
- (a) choose an instruction and schedule it
- (b) add successors to appropriate ready list

But "list scheduling" is really a class of algorithms that use different heuristics for step 2(a).

## Input

- DAG(N, E) for basic block
- ExecTime(n) ≡ latency for each node (instruction) n ∈ DAG (Can add specific latencies between pairs of instruction types to model more complex resource conflicts.)

#### Output

•  $\mathsf{Start}(n) \equiv \mathsf{cycle}$  in which instruction at node n begins execution

See example on slide 12.

CS326 -6- Instruction Scheduling

# List scheduling algorithm: details

## I. Initialization:

```
1. for each instruction i in block
```

 $\begin{array}{ll} a. \text{ initialize Avail(i,e) appropriately} & \textit{How?} \\ b. \text{ if } i \text{ is ready, add it to ReadyL} & \textit{Which i?} \end{array}$ 

2.  $\forall \ 0 \leq c < \texttt{MaxExecTime}, \ W[c] \leftarrow \emptyset$ 

3. cvcle ← 1

## II. Repeat until all instructions are scheduled:

i ← ChooseInstr(cycle, ReadyL, DAG)
 What if no such i?

2. Start(i) = cycle

3. for each outgoing edge  $e:i\to s$ 

a. Avail(s,e)  $\leftarrow cycle + ExecTime(i)$ 

b. if Avail(s,e) has been initialized for all edges coming in to s:

i.  $c \leftarrow \text{MAX}_e \text{ Avail}(s,e)$ ii.  $c \leftarrow c \text{ MOD MaxExecTime}$ iii.  $W[c] \leftarrow W[c] \cup s$ 

Why? Whu?

4. cycle ← cycle + 1

 $5. \; \mathsf{ReadyL} \leftarrow \mathsf{ReadyL} \cup W[\mathsf{cycle} \; \mathsf{mod} \; \mathsf{MaxExecTime}]$ 

6.  $W[\text{cycle mod } \text{MaxExecTime}] \leftarrow \emptyset$ 

#### Heuristic choices in list scheduling

# ChooseInstr(c, ReadyL, DAG)

## Most common priority scheme:

Give priority to instructions on the critical path.

- $\bullet$  Critical paths  $\equiv$  the longest path through the scheduling graph
- $\bullet$  use depth-first traversal to compute path lengths
- replace worklist with priority queue

# $(+\log_2(n))$

## Good tie-breakers are important for robustness

- ullet rank by longest path containing each node  $\to$  priority to longest paths of original DAG
- rank by number of successors in the DAG
- → priority to nodes used by many other nodes
- $\rightarrow$  exposes most #candidates
- $\bullet$ go depth first in schedule graph
- → minimize register lifetimes

  schedule last use as soon as possible
- → frees up a register quickly

CS326 -9- Instruction Scheduling

## Forward and Backward List Scheduling

There are many variations of list scheduling algorithms, but they break down into two classes:

Forward list scheduling

Backward list scheduling

- $\bullet$  start with available ops
- $\bullet$  start with no successors
- work forward
- work backward
- $\bullet$  ready  $\Rightarrow$  all ops available
- $\bullet$  ready  $\Rightarrow$  latency covers uses

## Which one is better?

- No clear choice: depends on dependence patterns, latencies
- A few critical operations may determine the overall schedule
- Critical operations appear near leaves: forward usually better
- Critical operations appear near roots: backward usually better

# An idea: Why not try both and pick the best one?

- $\bullet$  Building DAG and preprocessing is the biggest cost
- Scheduling algorithms themselves are relatively cheap
- Can try both forward and backward scheduling, and even multiple alternatives for each

26 -11- Instruction Scheduling

#### Gibbons & Muchnick

See "Efficient instruction scheduling for a pipelined architecture" by P.B. Gibbons and S.S. Muchnick, Proceedings of the SIGPLAN 86 Syposium on Compiler Construction, July 1986 (SIGPLAN Notices 21(7))

# Goal: avoiding pipeline hazards

- load followed by use of that register
- store followed by any load

#### Choice heuristics

- instruction interlocks with successors in the dag
   interlock early ⇒ more candidates to cover it
- largest number of successors
- longest path to roots of the daq


#### Results

- eliminates "most" pipeline hazards
- in practice, reasonably good schedules
- O(n<sup>2</sup>) complexity versus O(n<sup>4</sup>) for competition

This paper became one of the classics of scheduling literature.

CS326 -10- Instruction Scheduling

## List scheduling example: go from SPEC



opcode					cmp	st
latency	1	1	2	1	1	4

	Forward Schedule			Backward Schedule			
	Int.	Int.	Mem.		Int.	Int.	Mem.
1.	ldi <sub>1</sub>	lsl		1.	ldi <sub>4</sub>		
2.	$ldi_2$	$ldi_3$		2.	addi	lsl	
3.	$1di_4$	$add_1$		3.	$add_4$	$ldi_3$	
4.	$add_2$	$add_3$		4.	$add_3$	$ldi_2$	$st_5$
5.	$add_4$	addi	$st_1$	5.	$add_2$	$ldi_1$	$st_4$
6.	cmp		$st_2$	6.	$add_1$		$st_3$
7.			$st_3$	7.			$st_2$
8.			$st_4$	8.			$st_1$
9.			$st_5$	9.			
10.				10.			
11.				11.	cmp		
12				12.	br		
13.	br						

## Going beyond single basic blocks (Overview)

# List scheduling for extended basic blocks

- Single basic blocks are usually too small for wide-issue processors
- An extended basic block (EBB)  $\equiv$  a series of blocks,  $b_1 \dots b_n$ , where  $b_1$  has multiple predecessors in the CFG, but  $b_2 \dots b_n$  each has only one predecessor
- $\bullet$  Apply list scheduling algorithm to each EBB at a time in the graph
- Be careful when moving code "before" a branch:
   Move SSA register ops that cause no exceptions
   Use speculative loads before branch

# Trace scheduling

- Important for VLIW and very wide issue machines
   ← need to keep many functional units busy
- $\bullet$  Trace  $\equiv$  an arbitrary sequence of basic blocks executed consecutively at runtime
- Use runtime profiles to choose most frequently executed traces
- Use list scheduling to schedule instructions on a trace, then eliminate its blocks from the graph, and move to the next trace
- More complicated rules for introducing copies

CS326 -13- Instruction Scheduling

## Beyond single basic blocks (continued)

# Software pipelining

- Critical for scheduling small loops on wide-issue processors
- Begins by folding loop to create longer loop bodies
- $\rightarrow$  e.g., fold once to execute 2 iterations concurrently
- Body of loop (the kernel) executes second half of iteration i and first half of iteration i+1
- $\Rightarrow$  allows compiler to overlap long operations of iteration i+1 with uses of iteration i
- Prolog executes first half of iteration 1;
   epilog executes last half of iteration n
- Use list scheduling to schedule the kernel
- Generalizes to 2 or more iterations in kernel
- Important supporting transformations:
- Loop unrolling
- Register renaming
- Variable renaming when unrolling loops (if not SSA)

CS326 -14- Instruction Scheduling