



James Holt



TCFF, Topologically compressed flip flop

"A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving" by Kawai


Vertical schematic:




Horizontal Schematic:



Layout:





Calibre - RVE v2022.2_38.20 : svdb horiz_tcff

FileViewHighlightToolsWindowSetupHelp

Search

Navigator

Results

Extraction Results

Comparison Results

Reports

Extraction Report

LVS Report

Rules

Rules File

View

Info

Finder

Schematics

Setup

Options

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
horiz_tcff	horiz_tcff	14L, 14S	19L, 19S	5L, 5S

Cell horiz_tcff Summary (Clean)

CELL COMPARISON RESULTS (TOP LEVEL)

#

CORRECT #
#####

+

+

|


∩

LAYOUT CELL NAME: horiz_tcff
SOURCE CELL NAME: horiz_tcff

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	5	5	
Nets:	14	14	
Instances:	12	12	MN (4 pins)
	9	9	MP (4 pins)
Total Inst:	21	21	

NUMBERS OF OBJECTS AFTER TRANSFORMATION



```

DATA1 SOURCE='PrimeSim HSPICE' VERSION='T-2022.06-1 linux64' PARAM_COUNT=0
.TITLE '.temp 25.0'
pwr          temper          alter#
-5.538e-06    2.500e+01       2
icd2:jaholt /home/ocs/2022/jaholt/CENG/my/sim_laytcff 128> cat tcff.mt2
DATA1 SOURCE='PrimeSim HSPICE' VERSION='T-2022.06-1 linux64' PARAM_COUNT=0
.TITLE '.temp 25.0'
pwr          temper          alter#
-5.303e-06    2.500e+01       3
icd2:jaholt /home/ocs/2022/jaholt/CENG/my/sim_laytcff 129> █

```

What went wrong:

I didn't have too much issues with this project as it was similar to lab 7 and I had learned small things to avoid like width and distance restrictions so that my DRC didn't have too many errors to go back and fix. I think the hardest part was making sure everything was connected correctly when I was doing my layout from my horizontal schematic. I know my layout could have been designed better to waste less space and resources but due to time constraints I chose to go the most direct route.

Note: sorry in my tar file my vertical schematic is in TCFF and my horizontal schematic is in horiz_TCFF