
James Holt


TCFF, Topologically compressed flip flop

"A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving" by Kawai


Vertical schematic:





Horizontal Schematic:




Layout:









```
₺DATA1 SOURCE='PrimeSim HSPICE' VERSION='T-2022.06-1 linux64' PARAM_COUNT=0
.TITLE '.temp 25.0'
pwn
                 temper
                                   alter#
-5.538e-06
                  2.500e+01
icd2:jaholt /home/ocs/2022/jaholt/CENG/my/sim_laytcff 128> cat tcff.mt2
DATA1 SOURCE='PrimeSim HSPICE' VERSION='T-2022.06-1 linux64' PARAM_COUNT=0
.TITLE '.temp 25.0'
                  temper
pwr
                                   alter#
                  2.500e+01
-5.303e-06
icd2:jaholt/home/ocs/2022/jaholt/CENG/my/sim_laytcff 129> 🛮
```

What went wrong:

I didn't have too much issues with this project as it was similar to lab 7 and I had learned small things to avoid like width and distance restrictions so that my DRC didn't have too many errors to go back and fix. I think the hardest part was making sure everything was connected correctly when I was doing my layout from my horizontal schematic. I know my layout could have been designed better to waste less space and resources but due to time constraints I chose to go the most direct route.

Note: sorry in my tar file my vertical schematic is in TCFF and my horizontal schematic is in horiz_TCFF