

Single-Cycle MIPS Processor

prepared by: David Pynes and Andrew Sperry

February, 13, 2016

1 Synopsis


1.1 Description

This project consisted of completing the single-cycle MIPS processor. Hexadecimal format instructions are preloaded from an external file, converted to 32-bit binary, and loaded into the ROM at the start of the simulation. The processor has been expanded to support the following instructions: **add, sub, addi, addu, subu, addiu, and, andi, or, ori, nor, xor, xori, andi, ori, xori, sll, srl, sra, sllv, srlv, srav, slt, sltu, slti, sltiu, jump, jal, jr, jalr, beq, bne, bltz, bgez, blez, bgtz, lui, lb, lbu, lh, lhu, lw, sb, sh, and sw**. In future projects, the component design will be converted to a pipe-lined model.

This project has been coded in VHDL using the ISE Xilinx environment. Verilog was used for component and processor test-benches and xxx was used for synthesizing and optimization. Within the processor, test ports were added to ensure components were operating correctly at each stage of the datapath design and testing phases. Various bugs were found mostly in controller logic when testing each of the above instructions.

To support the new design, read-only memory and random-access memory were both converted to a byte addressable design. Byte, half-word and word load logic were placed inside of the random-access memory to optimize the design. This change required an additional type bit be connected to random-access memory but also eliminated the need for the 2-bit load control needed in the previous design.

2 Datapath:




The figure above does not shown controller output signals connected to the following components: RegDis_Control, Jal_R_Control, Jal_D_Control, Jal_A_Control, RegWrite, ALUSrc, Shift-Value, ALUOpcode, JR_Control, JumpOrJr_Control, DSize, VType, LUI_Control, and WB_Control.

3 Test Program Waveforms:


I1 – 20020005

I2 – 2003000c

I3 – 2067fff7








I13 – 00e23822

I14 – ac670044


I15 – 8c020050



I16 – 08000011

I17 – 20020001

I18 – ac020054



4 Sample Program

We were able to successfully decode what each of the sample programs instructions did and verified one-by-one that they operated correctly as shown in the waveform images above.


5 Problem Areas

During the development of this processor, most of our logical errors occurred when developing the controller component. It was a lengthy process to map the path and controller settings needed for each required instruction. Often times, the first test of each instruction resulted in controller outputs not being set correctly, leading to further analysis of the circuit image to hunt down and fix logical errors.

Opposite of logical errors, most of our syntax errors took place in the processor and processor testbench files. With the need to make so many connections between components as well as the added use of several test-only ports, there was a lot of code that could easily get typed incorrectly.

In the end, we were able to resolve all logical and syntax errors which allowed our processor to operate in a stable and accurate manner.

6 Synthesis Report



After successful synthesizing and optimization of our processor, the following results were obtained by the synthesis report:

Timing Summary:

Speed Grade: -4

Minimum period: 18.567ns (Maximum Frequency: 53.859MHz)
Minimum input arrival time before clock: 29.747ns
Maximum output required time after clock: 15.123ns
Maximum combinational path delay: 12.211ns