











SN74LVC07A

SCAS595V - OCTOBER 1997-REVISED MAY 2015

SN74LVC07A Hex Buffer/Driver With Open-Drain Outputs

Features

- Operates From 1.65 V to 5 V
- Inputs and Open-Drain Outputs Accept Voltages Up to 5.5 V
- Max t_{pd} of 2.6 ns at 5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection

2 Applications

- **AV Receiver**
- Audio Dock: Portable
- Blu-ray Player and Home Theater
- MP3 Player or Recorder
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid State Drive (SSD): Client and Enterprise
- TV: LCD, Digital, and High-Definition (HDTV)
- Tablet: Enterprise
- Video Analytics: Server
- Wireless Headset, Keyboard, and Mouse

3 Description

This hex buffer/driver is designed for 1.65-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|-------------------|--|--|
| | SOIC (14) | 8.65 mm × 3.91 mm | | |
| | SSOP (14) | 6.20 mm × 5.30 mm | | |
| SN74LVC07A | TVSOP (14) | 3.60 mm × 4.40 mm | | |
| | TSSOP (14) | 5.00 mm × 4.40 mm | | |
| | VQFN (14) | 3.50 mm × 3.50 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Table of Contents

| 1 | Features 1 | | 8.4 V _{CC} = 5 V ± 0.5 V | 10 |
|---|---|----|--|----|
| 2 | Applications 1 | 9 | Detailed Description | 11 |
| 3 | Description 1 | | 9.1 Overview | 11 |
| 4 | Simplified Schematic 1 | | 9.2 Functional Block Diagram | 11 |
| 5 | Revision History 2 | | 9.3 Feature Description | 11 |
| 6 | Pin Configuration and Functions3 | | 9.4 Device Functional Modes | 11 |
| 7 | Specifications4 | 10 | Application and Implementation | 12 |
| • | 7.1 Absolute Maximum Ratings | | 10.1 Application Information | |
| | 7.2 ESD Ratings | | 10.2 Typical Application | 12 |
| | 7.3 Recommended Operating Conditions | 11 | Power Supply Recommendations | 13 |
| | 7.4 Thermal Information | 12 | Layout | 13 |
| | 7.5 Electrical Characteristics—DC Limit Changes 5 | | 12.1 Layout Guidelines | 13 |
| | 7.6 Switching Characteristics –40°C to 85°C6 | | 12.2 Layout Example | 13 |
| | 7.7 Switching Characteristics –40°C to 125°C 6 | 13 | Device and Documentation Support | 14 |
| | 7.8 Operating Characteristics6 | | 13.1 Community Resources | 14 |
| | 7.9 Typical Characteristics 6 | | 13.2 Trademarks | 14 |
| 8 | Parameter Measurement Information 7 | | 13.3 Electrostatic Discharge Caution | 14 |
| | 8.1 V _{CC} = 1.8 V ± 0.15 V | | 13.4 Glossary | 14 |
| | 8.2 V _{CC} = 2.5 V ± 0.2 V 8 | | 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, | |
| | 8.3 V _{CC} = 2.7 and 3.3 V ± 0.3 V9 | | Information | 14 |
| | | | | |

5 Revision History


| CI | nanges from Revision U (June 2014) to Revision V | Pag |
|----|--|-----|
| • | Changed Handling Ratings table to ESD Ratings table | |
| | Added industry standard terms to package designators in the <i>Thermal Information</i> table | |
| • | Changed from "High" to "High-Z" in the Function Table | 1 |
| _ | | |

| C | hanges from Revision T (February 2011) to Revision U | Page |
|---|---|------|
| • | Updated document to new TI data sheet format | 1 |
| • | Removed Ordering Information table | 1 |
| • | Added I _{off} Features bullet | |
| • | Added Applications | 1 |
| • | Added Device Information table. | 1 |
| • | Added Handling Ratings table | 4 |
| • | Changed MAX operating free-air temperature from 85°C to 125°C | 4 |
| • | Updated Thermal Information table. | 5 |
| • | Added –40°C TO 125°C temperature range to <i>Electrical Characteristics</i> table | 5 |
| • | Added Switching Characteristics table for -40°C TO 125°C temperature range | |
| • | Added Typical Characteristics | 6 |




6 Pin Configuration and Functions

D, DB, DGV, NS, or PW Package 14-Pin SOIC, SSOP, TVSOP, SO, or TSSOP Top View



RGY Package 14-Pin VQFN Top View



Pin Functions

| | PIN | 1/0 | DESCRIPTION |
|-----|------|-----|-------------|
| NO. | NAME | I/O | DESCRIPTION |
| 1 | 1A | I | Input 1 |
| 2 | 1Y | 0 | Output 1 |
| 3 | A2 | I | Input 1 |
| 4 | Y2 | 0 | Output 2 |
| 5 | A3 | 1 | Input 3 |
| 6 | Y3 | 0 | Output 3 |
| 7 | GND | _ | Ground pin |
| 8 | Y4 | 0 | Output 4 |
| 9 | A4 | 1 | Input 4 |
| 10 | Y5 | 0 | Output 5 |
| 11 | A5 | 1 | Input 5 |
| 12 | Y6 | 0 | Output 6 |
| 13 | A7 | I | Input 6 |
| 14 | VCC | _ | Power pin |

Copyright © 1997–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|------|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| V_{I} | Input voltage range (2) | | -0.5 | 6.5 | V |
| Vo | Output voltage range | | -0.5 | 6.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | · | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | ±4000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±1500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT | |
|----------------|---|--|------------------------|----------------------|------|---|
| V_{CC} | Supply voltage | | 1.65 | 5.5 | V | |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | | |
| \ / | High level input valtage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V | |
| VIH | / _{IH} High-level input voltage / _{IL} Low-level input voltage / _I Input voltage / _O Output voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 2 | | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 0.7 × V _{CC} | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | |
| V | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V | |
| VIL | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | $0.3 \times V_{CC}$ | | |
| V_{I} | Input voltage | | 0 | 5.5 | V | |
| V_{O} | Output voltage | | 0 | 5.5 | V | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | V _{CC} = 2.3 V | | 12 | | |
| I_{OL} | Low-level output current | V _{CC} = 2.7 V | | 12 | mA | |
| | | V _{CC} = 3 V | | 24 | | |
| | | V _{CC} = 4.5 V | | 24 | | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Product Folder Links: SN74LVC07A

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

| | | SN74LVC07A | | | | | | | | |
|-----------------------|--|-------------|--------------|----------------|------------|---------------|---------------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | DB (SSOP) | DGV (TVSOP) | NS (SO) | PW (TSSOP) | RGY (VQFN) | UNIT | | |
| | | | | 14 PI | INS | | | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 177.4 | 135.1 | 157.7 | 120.3 | 160.3 | 80.6 | °C/W | | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 75.4 | 86.7 | 78.3 | 76.3 | 84.4 | 97.0 | °C/W | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 70.6 | 82.4 | 90.8 | 79.0 | 102.1 | 56.7 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 34.7 | 43.7 | 21.0 | 36.2 | 24.3 | 16.7 | °C/W | | |
| ΨЈВ | Junction-to-board characterization parameter | 70.4 | 81.9 | 90.1 | 78.7 | 101.4 | 56.8 | °C/W | | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | n/a | n/a | 35.8 | °C/W | | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics—DC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | TEST SOMBITIONS | V | -40°C TO 85°C | -40°C TO 125°C | LINUT |
|------------------|---|-----------------|----------------------------|----------------------------|-------|
| PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP ⁽¹⁾ MAX | MIN TYP ⁽¹⁾ MAX | UNIT |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | 0.2 | 0.2 | |
| | I _{OL} = 4 mA | 1.65 V | 0.45 | 0.45 | |
| V_{OL} | 1. 12 m/ | 2.3 V | 0.7 | 0.7 | V |
| | I _{OL} = 12 mA | 2.7 V | 0.4 | 0.4 | |
| | I _{OL} = 24 mA | 3 V | 0.55 | 0.55 | |
| I _I | V _I = 5.5 V or GND | 3.6 V | ±5 | ±5 | μA |
| I _{off} | V _I or V _O = 5.5 V | 0 V | ±10 | ±10 | μA |
| I _{CC} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 V | 10 | 10 | μΑ |
| ΔI _{CC} | One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND | 2.7 V to 3.6 V | 500 | 500 | μΑ |
| C _i | V _I = V _{CC} or GND | 3.3 V | 5.0 | 5.0 | pF |

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Product Folder Links: SN74LVC07A



7.6 Switching Characteristics -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 through Figure 6)

| | | | | | | _ | 40°C TC | 85°C | | | | | |
|-----------------|-----------------|----------------|------------------------------|-----|-------------------------|-----|-------------------|-------|-------------------------|--------------|-------------------------|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1 ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = | 2.7 V | V _{CC} = ± 0.3 | 3.3 V 3 V | V _{CC} = ± 0.5 | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | Α | Y | 1 | 5.6 | 1 | 3.4 | 1 | 3.3 | 1 | 3.6 | 1 | 2.6 | ns |

7.7 Switching Characteristics -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 through Figure 6)


| | | | | | | -4 | 40°C TO | 125°C | - | | | | |
|-----------------|-----------------|----------------|-------------------------|-----|-------------------------|-----|-------------------|-------|-------------------------|-----|-------------------------|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = | 2.7 V | V _{CC} = ± 0.3 | | V _{CC} = ± 0.5 | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | Α | Υ | 1 | 6.1 | 1 | 3.9 | 1 | 3.8 | 1 | 4.1 | 1 | 3.1 | ns |


7.8 Operating Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | V _{CC} = 5 V TYP | UNIT |
|-----------------|---|--------------------|--------------------------------|--------------------------------|--------------------------------|------------------------------|------|
| C _{pd} | Power dissipation capacitance per buffer/driver | f = 10 MHz | 1.8 | 2 | 2.5 | 3.78 | pF |

7.9 Typical Characteristics






Submit Documentation Feedback


Copyright © 1997–2015, Texas Instruments Incorporated





8 Parameter Measurement Information


8.1 $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$












NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2 ns. $t_{f} \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd} .
- F. t_{PZL} is measured at V_{CC}/2.
- G. t_{PLZ} is measured at V_{OL} + 0.15 V.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8.2 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2 \ ns$, $t_f \leq 2 \ ns$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd} .
 - F. t_{PZL} is measured at $V_{CC}/2$.
 - G. t_{PLZ} is measured at V_{OL} + 0.15 V.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



8.3 $V_{CC} = 2.7$ and 3.3 V \pm 0.3 V




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_r \leq 2.5 \text{ ns.}$
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd} .
 - F. t_{PZL} is measured at 1.5 V.
 - G. t_{PLZ} is measured at V_{OL} + 0.3 V.
 - H. All parameters and waveforms are not applicable to all devices.


Figure 5. Load Circuit and Voltage Waveforms

Product Folder Links: SN74LVC07A




8.4 $V_{CC} = 5 V \pm 0.5 V$





VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




PROPAGATION DELAY TIMES

 TEST
 S1

 t_{PZL} (see Note F)
 2 x V_{CC}

 t_{PLZ} (see Note G)
 2 x V_{CC}

 t_{PHZ}/t_{PZH}
 2 x V_{CC}



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal connections such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal connections such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

0 V

- E. Since this device has open-drain outputs, $\rm t_{PLZ}$ and $\rm t_{PZL}$ are the same as $\rm t_{pd}$
- F. t_{PZL} is measured at V_{CC}/2.
- G. t_{PLZ} is measured at V_{OL} + 0.3 V.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

The outputs of the SN74LVC07A device are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.

Inputs can be driven from 1.8-V, 2.5-V, 3.3-V (LVTTL), or 5-V (CMOS) devices. This feature allows the use of this device as translators in a mixed-system environment.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 5.5 V
- Allows up or down voltage translation
 - Inputs and outputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | Hi-Z |
| L | L |

Copyright © 1997-2015, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC07A device is a high-drive, open-drain CMOS device that can be used for a multitude of buffer-type functions. It can produce 24 mA of drive current at 3.3 V. Therefore, this device is ideal for driving multiple inputs and for high-speed applications up to 100 Mhz. The inputs and outputs are 5.5-V tolerant allowing the device to translate up to 5.5 V or down to $V_{\rm CC}$.

10.2 Typical Application




Figure 7. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care must be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions must be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents must not exceed 25 mA per output and 50 mA total for the part.
 - Outputs must not be pulled above 5.5 V.

Submit Documentation Feedback

Copyright © 1997–2015, Texas Instruments Incorporated



Typical Application (continued)

10.2.3 Application Curves




Figure 8. I_{CC} vs Frequency

11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple V_{CC} pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs must never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 9 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver.

12.2 Layout Example




Figure 9. Layout Diagram

Product Folder Links: SN74LVC07A



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC07A





20-May-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|---------|----------------------------|-------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC07AD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07ADBRG4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07ADE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADGVR | ACTIVE | TVSOP | DGV | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07ADR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADRG3 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ADTG4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07ANSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC07A | Samples |
| SN74LVC07APW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWLE | OBSOLETE | TSSOP | PW | 14 | | TBD | Call TI | Call TI | -40 to 85 | | |



PACKAGE OPTION ADDENDUM

20-May-2015

| Orderable Device | Status | Package Type | Package Drawing | | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|----|----------------|----------------------------|----------------------|---------------------|--------------|----------------------|---------|
| SN74LVC07APWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWRG3 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWTE4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07APWTG4 | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC07A | Samples |
| SN74LVC07ARGYR | ACTIVE | VQFN | RGY | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC07A | Samples |
| SN74LVC07ARGYRG4 | ACTIVE | VQFN | RGY | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC07A | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

20-May-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC07A:

Automotive: SN74LVC07A-Q1

Enhanced Product: SN74LVC07A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Feb-2016


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC07ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC07ADGVR | TVSOP | DGV | 14 | 2000 | 330.0 | 12.4 | 6.8 | 4.0 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.3 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADRG3 | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.3 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC07ADT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC07ANSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC07APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07APWRG3 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07APWRG4 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07APWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC07ARGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

www.ti.com 29-Feb-2016



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC07ADBR | SSOP | DB | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LVC07ADGVR | TVSOP | DGV | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74LVC07ADR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74LVC07ADRG3 | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74LVC07ADRG4 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74LVC07ADRG4 | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74LVC07ADT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| SN74LVC07ANSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LVC07APWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74LVC07APWR | TSSOP | PW | 14 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74LVC07APWRG3 | TSSOP | PW | 14 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74LVC07APWRG4 | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74LVC07APWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |
| SN74LVC07ARGYR | VQFN | RGY | 14 | 3000 | 367.0 | 367.0 | 35.0 |

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity