Pathfinding Robot

James Bao

Dept. of Electrical, Computer, and Software Engineering The University of Auckland Auckland, New Zealand jbao577@aucklanduni.ac.nz

Benson Cho

and Software Engineering The University of Auckland Auckland, New Zealand bcho892@aucklanduni.ac.nz

Nicholas Wolf

and Software Engineering The University of Auckland Auckland, New Zealand nwol626@aucklanduni.ac.nz

Viktor Neshikj

and Software Engineering The University of Auckland Auckland, New Zealand vnes637@aucklanduni.ac.nz

Abstract—Our Pathfinding Robot is an intelligent, two-wheeled robot capable of navigating the shortest-path between pointsof-interest within a maze, projected as a line from a ceiling mounted projector. This robot has been developed in COMPSYS 301 during Semester Two of 2023 by Team 1, and has involved the exploration of both hardware and firmware/software aspects. This development has included time- and frequency-domain analysis of phototransistor and photodiode sensors, analogue circuit design, sensor constellation & printed circuit board design, pathfinding algorithm implementation, and firmware development on a PSoC 5LP microcontroller. This engineering effort has produced a high-quality, robust robot that comfortably exceeds the goals that we set out to achieve. The engineering design considerations and decisions made towards this outcome are outlined in this following report.

Index Terms—psoc 5, pathfinding, photodiode, firmware, pcb

I. HARDWARE DESIGN

A. Frequency Domain Analysis

B. Analogue Circuitry Design

The goal whilst designing our sensor circuitry was to produce a robust output signal that was immune to ambient lighting conditions. We concluded in our frequency-domain anayses that this ambient noise primarily consisted of a DC (0 Hz) component, which could be blocked by a highpass/coupling capacitor. Since we decided to use a photodiode, we opted for a transimpedance amplifier instead of a simple resistor due to its lower input/output impedance even when using a feedback resistor in the $M\Omega$ range. The maximum photocurrent for the provided SD 019-101-411 photodiode is 2.3 µA, which is very small—hence requiring a large gain. To get a signal with an acceptable range, where $V_{\text{out}} =$ $I \times R_{\text{feedback}}$, we chose a $10 \,\mathrm{M}\Omega$ resistor to produce an output in the order of 2.3 V. We also included a feedback capacitor to the transimpedance amplifier that added a low-pass effect, where the cutoff frequency is given by $f_c = 1/(2\pi R_{\text{feedback}}C)$. Knowing that the relevant projector frequency was 120 Hz, we decided that any $f_c \ge 300\,\mathrm{Hz} \sim 400\,\mathrm{Hz}$ was acceptable, but a higher cutoff would likely be more desirable to minimise any phase-shift effects despite the effect being small. Consequently, we selected a 40 pF capacitor to produce an $f_{\rm c} = 400 \, \rm Hz$ as it was the smallest capacitor available, and also produced an acceptable f_c . For the cascaded high-pass stage we decided to choose an f_c of 110 Hz, assuming the effects of phase shift to be negligible—there was no visible change from

experimentation—as this blocks any DC component whilst retaining frequencies of interest. This also allowed us to select a $42 \,\mathrm{k}\Omega$ resistor and a $47 \,\mathrm{\mu F}$ capacitor which were readily available in the ECSE Component Store.

The next stage comprised a comparator created with an OpAmp. No hysteresis was included as we observed our time-domain signals to be very clean with sharp edges. One disadvantage of this OpAmp topology is that an OpAmp contains an internal capacitor whilst a dedicated comparator IC does not, resulting in a lower slew rate due to the RCtime constant. This was acceptable however as we did not require such precision, and it was more practical to simply use the second OpAmp in the transimpedance amplifier IC. We decided to use a DAC on the PSoC to provide the comparator reference voltage, as this offered flexibility in case we needed to vary this quantity once our PCB was assembled.

We selected the rail-to-rail TLC082 OpAmp as it drove closer to the rails than an LM324, which was essential towards reliably satisfying the high-voltage threshold of the PSoC. We decided against the BJT-based LT6221, as the FET-based TLC082 permitted a higher input impedance for each stage due to its lower input bias current (150 nA for the LT6221 versus 50 pA for the TLC082). In the end, this was prioritised over the slightly higher slew rate of the LT6221 ($20 \,\mathrm{V}\,\mu\mathrm{s}^{-1}$) versus $16 \,\mathrm{V}\,\mathrm{\mu s}^{-1}$) due to the negligible effects of phase shift in both cases.

C. Printed Circuit Board Design

II. PATHFINDING ALGORITHMS

A. Finding the Shortest Path

The project requirements state that we must visit five points in sequential order, such that the selected algorithm must be capable of computing the shortest path between any two arbitrary points. Consequently, we decided to explore two different algorithms:

- 1) Dijkstra's Shortest Path (Dijkstra's), and
- 2) Breadth First Search (BFS).

Dijkstra's is a greedy algorithm that adds only the least-cost node to its path, whilst BFS is a naïve algorithm—ie the traversal does not have any 'intelligence'. We knew that in this project each point carried no weight, which guaranteed that the first time that BFS saw each node would be the shortest-or shortest equal—path. It is for this reason that Depth First Search (DFS) was not considered, as it could be proven that DFS is not guaranteed to take the shortest path to an end node, even in an unweighted graph.

We were additionally required to create a tool to demonstrate our implemented algorithms, which we created in C++ due to its built-in data structures, whilst retaining a syntax that closely resembled C for easier porting into our firmware. Additionally, we used MatPlotLib for visualisation. We verified the functional correctness of both Dijkstra's and BFS with our visualisation tool, but decided to proceed with BFS as it required only a simple queue, whilst Dijkstra's required a priority queue. As these data structures are not provided in C's standard library, we elected to reduce the risk of introducing a point of failure by selecting the one with an easier implementation—BFS.

III. FIRMWARE IMPLEMENTATION

IV. INTEGRATION

ACKNOWLEDGMENT

A big thank you to our lecturers Dr. Morteza Biglari-Abhari and Dr. Maryam Hemmati; Teaching Assistants Ross Porter, Asher Butler, James Park, and Callum Iddon.

REFERENCES

Coursebook information from COMPSYS 305 directed by Dr. Morteza Biglari-Abhari of the Department of Electrical, Computer, and Software Engineering at The University of Auckland.

REFERENCES