

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * TRTE instruction tests
				5 *
				6 * NOTE: This test is based the CLCL-et-al Test
				7 * modified to only test the Performance
				8 * of the TRTE instruction.
				9 *
				10 * The MSG routine is from the Hercules Binary
				11 * Floating Point Validation Package by Stephen R. Orso
				12
				13 * *****
				14 * ** IMPORTANT! **
				15 * *****
				16 *
				17 * This test uses the Hercules Diagnose X'008' interface
				18 * to display messages and thus your .tst runtest script
				19 * MUST contain a "DIAG8CMD ENABLE" statement within it!
				20 *
				21 * James Wekel October 2022
				22 *****
				24 *****
				25 *
				26 * TRTE Performance instruction tests
				27 *
				28 *****
				29 *
				30 * This program ONLY tests the performance of the TRTE
				31 * instructions.
				32 * Tests:
				33 * All tests are ' TRTE R2,R4,12 '
				34 * where the FC table is 128K in length,
				35 * FC is 2 bytes and an argument length of 2 bytes.
				36 *
				37 * M3=12 requires page crossover tests for both FC and
				38 * the argument and has the worst performance compared to
				39 * M3=0 with the FC table and operand contained within
				40 * a page. The test should provide a lower bound on
				41 * performance improvement.
				42 *
				43 * 1. TRTE of 512 bytes
				44 * 2. TRTE of 512 bytes that crosses a page boundary,
				45 * which results in a CC=3, and a branch back
				46 * to complete the TRTE instruction.
				47 * 3. TRTE of 2048 bytes
				48 * 4. TRTE of 2048 bytes that crosses a page boundary,
				49 * which results in a CC=3, and a branch back
				50 * to complete the TRTE instruction
				51 *
				52 *****

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					54 *****	
					55 *	
					56 * Example Hercules Testcase:	
					57 *	
					58 * *Testcase TRTE-02-performance (Test TRTE instructions)	
					59 * mainsize 16	
					60 * numcpu 1	
					61 * sysclear	
					62 * archlvl z/Arch	
					63 *	
					64 * loadcore "\$(testpath)/TRTE-02-performance.core" 0x0	
					65 *	
					66 * diag8cmd enable # (needed for messages to Hercules console)	
					67 * #r 408=ff # (enable timing tests)	
					68 * runtest 200 # (test duration, depends on host)	
					69 * diag8cmd disable # (reset back to default)	
					70 *	
					71 * *Done	
					72 *	
					73 *****	
000000			000000	0C3BED	75 TRTE2TST START 0	
			000000		76 USING TRTE2TST,R0	Low core addressability
000000			000000	0001A0	78 ORG TRTE2TST+X'1A0'	z/Architecure RESTART PSW
0001A0	000000001	800000000			79 DC X'000000001800000000'	
0001A8	000000000	00000200			80 DC AD(BEGIN)	
0001B0			0001B0	0001D0	82 ORG TRTE2TST+X'1D0'	z/Architecure PROGRAM CHECK PSW
0001D0	00020001	800000000			83 DC X'00020001800000000'	
0001D8	000000000	0000DEAD			84 DC AD(X'DEAD')	
0001E0			0001E0	000200	86 ORG TRTE2TST+X'200'	Start of actual test program...

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					126 *****	
					127 * Test for normal or unexpected test completion...	
					128 *****	
000212	95FF	D208		000408	130 CLI TIMEOPT,X'FF'	Was this a timing run?
000216	4770	DD58		000F58	131 BNE EOJ	No, timing run; just go end normally
00021A	95FC	D200		000400	133 CLI TESTNUM,X'FC'	Did we end on expected test?
00021E	4770	DD70		000F70	134 BNE FAILTEST	No?! Then FAIL the test!
000222	9599	D201		000401	136 CLI SUBTEST,X'99'	Did we end on expected SUB-test?
000226	4770	DD70		000F70	137 BNE FAILTEST	No?! Then FAIL the test!
00022A	47F0	DD58		000F58	139 B EOJ	Yes, then normal completion!
					141 *****	
					142 * Fixed test storage locations ...	
					143 *****	
00022E			00022E	000400	145 ORG BEGIN+X'200'	
					146	
000400					147 TESTADDR DS 0D	Where test/subtest numbers will go
000400	99				148 TESTNUM DC X'99'	Test number of active test
000401	99				149 SUBTEST DC X'99'	Active test sub-test number
000408					151 DS 0D	
000408	00				152 TIMEOPT DC X'00'	Set to non-zero to run timing tests
000410					154 DS 0D	
000410	000000000	000000000			155 SAVE1T4 DC 4F'0'	
000420	000000000				156 SAVER2 DC F'0'	
000424	000000000				157 SAVER5 DC F'0'	
000428			000428	000528	159 ORG *+X'100'	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					161	*****		
					162	*	TEST91	Time TRTE instruction (speed test)
					163	*****		
000528	91FF	D208		000408	165	TEST91	TM	TIMEOPT,X'FF'
00052C	078E				166		BZR	R14
								Is timing tests option enabled?
								No, skip timing tests
00052E	4150	DE18		001018	168		LA	R5,TRTEPERF
000532			000000		169		USING	TRTETEST,R5
					170	*		Point R5 --> testing control table
								What each table entry looks like
			000532	000001	171	TST91LOP	EQU	*
000532	5050	D224		000424	172		ST	R5,SAVER5
					173	*		save current pref table base
000536	4360	5000		000000	174		IC	R6,TNUM
00053A	4260	D200		000400	175		STC	R6,TESTNUM
					176	*		
					177	**		Initialize operand data (move data to testing address)
					178	*		
00053E	58A0	5018		000018	179		L	R10,OP1WHERE
000542	58B0	5008		000008	180		L	R11,OP1LEN
000546	50B0	501C		00001C	181		ST	R11,OP1WLEN
00054A	5860	5004		000004	182		L	R6,OP1DATA
00054E	5870	5008		000008	183		L	R7,OP1LEN
								Where to move operand-1 data to
000552	0EA6				184		MVCL	R10,R6
					185	*		operand-1 length
000554	58A0	5014		000014	186		L	R10,OP2WHERE
000558	58B0	5010		000010	187		L	R11,OP2LEN
00055C	5860	500C		00000C	188		L	R6,OP2DATA
000560	5870	5010		000010	189		L	R7,OP2LEN
								and save for later
000564	0EA6				190		MVCL	R10,R6
								Where op1 data is right now
								How much of it there is
					192	*		
					193	**		Next, time the overhead...
					194	*		
000566	5870	DD8C		000F8C	195		L	R7,NUMLOOPS
00056A	B205	DD90		000F90	196		STCK	BEGCLOCK
00056E	9014	D210		000410	197		STM	R1,R4,SAVE1T4
000572	0560				198		BALR	R6,0
					199			
000574	9814	5014		000014	200		LM	R1,R4,OPSWHERE
000578	4710	D374		000574	201		BC	B'0001',*-4
								get TRTE operands
00057C	9814	5014		000014	202		LM	R1,R4,OPSWHERE
000580	4710	D384		000584	203		BC	B'0001',*+4
					204	*		not finished
					205		ETC.....
					400			PRINT OFF
					401			PRINT ON
000884	9814	5014		000014	401		LM	R1,R4,OPSWHERE
000888	4710	D68C		00088C	402		BC	B'0001',*+4
00088C	9814	5014		000014	403		LM	R1,R4,OPSWHERE
000890	4710	D694		000894	404		BC	B'0001',*+4
					405	*		

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					748	*****			
					749	*	RPTSPEED	Report instruction speed	
					750	*****			
000D86	50F0	DBF0		000DF0	752	RPTSPEED	ST R15,RPTSAVE	Save return address	
000D8A	5050	DBF4		000DF4	753		ST R5,RPTSVR5	Save R5	
					754	*			
000D8E	45F0	DC08		000E08	755		BAL R15,CALCDUR	Calculate duration	
					756	*			
000D92	4150	DDA8		000FA8	757		LA R5,OVERHEAD	Subtract overhead	
000D96	4160	DDA0		000FA0	758		LA R6,DURATION	From raw timing	
000D9A	4170	DDA0		000FA0	759		LA R7,DURATION	Yielding true instruction timing	
000D9E	45F0	DC5C		000E5C	760		BAL R15,SUBDWORD	Do it	
					761	*			
000DA2	98AB	DDA0		000FA0	762		LM R10,R11,DURATION	Convert to...	
000DA6	8CA0	000C		00000C	763		SRDL R10,12	... microseconds	
					764	*			
000DAA	4EA0	DDB0		000FB0	765		CVD R10,TICKSAAA	convert HIGH part to decimal	
000DAE	4EB0	DDB8		000FB8	766		CVD R11,TICKSBBB	convert LOW part to decimal	
					767	*			
000DB2	F877	DDC0	DDB0	000FC0	000FB0	768	ZAP	TICKSTOT,TICKSAAA	Calculate...
000DB8	FC75	DDC0	DD85	000FC0	000F85	769	MP	TICKSTOT,=P'4294967296'	...decimal...
000DBE	FA77	DDC0	DDB8	000FC0	000FB8	770	AP	TICKSTOT,TICKSBBB	...microseconds
					771	*			
000DC4	D20B	DDF3	DE0C	000FF3	00100C	772	MVC	PRTLIN+43(L'EDIT),EDIT	(edit into...
000DCA	DE0B	DDF3	DDC3	000FF3	000FC3	773	ED	PRTLIN+43(L'EDIT),TICKSTOT+3	...print line)
					775	*			
					776	*	Use Hercules Diagnose for Message to console		
					777	*			
000DD0	9002	DBF8		000DF8	778	STM	R0,R2,RPTDWSAV	save regs used by MSG	
000DD4	4100	0044		000044	779	LA	R0,PRTLNG	message length	
000DD8	4110	DDC8		000FC8	780	LA	R1,PRTLIN	messagfe address	
000DDC	4520	DC90		000E90	781	BAL	R2,MSG	call Hercules console MSG display	
000DE0	9802	DBF8		000DF8	782	LM	R0,R2,RPTDWSAV	restore regs	
					784	L	R5,RPTSVR5	Restore R5	
000DE8	58F0	DBF0		000DF0	785	L	R15,RPTSAVE	Restore return address	
000DEC	07FF				786	BR	R15	Return to caller	
000DF0	00000000				788	RPTSAVE	DC F'0'	R15 save area	
000DF4	00000000				789	RPTSVR5	DC F'0'	R5 save area	
000DF8	00000000	00000000			791	RPTDWSAV	DC 2D'0'	R0-R2 save area for MSG call	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					793	*****			
					794	*	CALCDUR	Calculate	DURATION
					795	*****			
000E08	50F0	DC4C		000E4C	797	CALCDUR	ST	R15,CALCRET	Save return address
000E0C	9057	DC50		000E50	798		STM	R5,R7,CALCWORK	Save work registers
					799	*			
000E10	9867	DD90		000F90	800		LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
000E14	8C60	0006		000006	801		SRDL	R6,6	"
000E18	8D60	0006		000006	802		SLDL	R6,6	"
000E1C	9067	DD90		000F90	803		STM	R6,R7,BEGCLOCK	"
					804	*			
000E20	9867	DD98		000F98	805		LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
000E24	8C60	0006		000006	806		SRDL	R6,6	"
000E28	8D60	0006		000006	807		SLDL	R6,6	"
000E2C	9067	DD98		000F98	808		STM	R6,R7,ENDCLOCK	"
					809	*			
000E30	4150	DD90		000F90	810		LA	R5,BEGCLOCK	Starting time
000E34	4160	DD98		000F98	811		LA	R6,ENDCLOCK	Ending time
000E38	4170	DDA0		000FA0	812		LA	R7,DURATION	Difference
000E3C	45F0	DC5C		000E5C	813		BAL	R15,SUBDWORD	Calculate duration
					814	*			
000E40	9857	DC50		000E50	815		LM	R5,R7,CALCWORK	Restore work registers
000E44	58F0	DC4C		000E4C	816		L	R15,CALCRET	Restore return address
000E48	07FF				817		BR	R15	Return to caller
000E4C	00000000				819	CALCRET	DC	F'0'	R15 save area
000E50	00000000	00000000			820	CALCWORK	DC	3F'0'	R5-R7 save area
					822	*****			
					823	*	SUBDWORD	Subtract	two doublewords
					824	*	R5 -->	subtrahend, R6 -->	minuend, R7 --> result
					825	*****			
000E5C	9014	DC80		000E80	827	SUBDWORD	STM	R1,R4,SUBDWSAV	Save registers
					828	*			
000E60	9812	5000		000000	829		LM	R1,R2,0(R5)	Subtrahend (value to subtract)
000E64	9834	6000		000000	830		LM	R3,R4,0(R6)	Minuend (what to subtract FROM)
000E68	1F42				831		SLR	R4,R2	Subtract LOW part
000E6A	47B0	DC72		000E72	832		BNM	*+4+4	(branch if no borrow)
000E6E	5F30	DD78		000F78	833		SL	R3,=F'1'	(otherwise do borrow)
000E72	1F31				834		SLR	R3,R1	Subtract HIGH part
000E74	9034	7000		000000	835		STM	R3,R4,0(R7)	Store results
					836	*			
000E78	9814	DC80		000E80	837		LM	R1,R4,SUBDWSAV	Restore registers
000E7C	07FF				838		BR	R15	Return to caller
000E80	00000000	00000000			840	SUBDWSAV	DC	2D'0'	R1-R4 save area

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
		000000	0C3BED	954 TRTE2TST CSECT ,
				955 *****
001018				956 * TRTE Performace Test data...
				957 *****
				958 TRTEPERF DC 0A(0) start of table
				960 *****
				961 * tests with M3: A=1,F=1,L=0, reserved=0 (12)
				962 * FC Table : SIZE: 131,072 (2 BYTE ARGUMENT)
				963 * Function Code is 2 bytes
				964 *
				965 * Note: Op1 length must be a multiple of 2
				966 *****
001018				968 F12T8 DS 0F
001018	F8			969 DC X'F8' Test Num
001019	0000			970 DC X'00',X'00'
00101B	C0			971 DC X'C0' M3: A=1,F=1,L=0,--=0
00101C	000013F0 00000200			972 DC A(TRTOP1F1),A(512) Source - Op 1 & length
001024	000A39EE 00020000			973 DC A(TRTOPCF1),A(2*K64) Source - FC Table & length
				974 * Target -
00102C	00710000 00910000			975 DC A(7*MB+(1*K64)),A(9*MB+(1*K64)),A(0) FC, Op1, Op1L
001038	AABBCCDD			976 DC A(REG2PATT)
00103C	0000000B			977 DC A(11) CC1
001040	009101FE 00000002			978 DC A(9*MB+(1*K64)+510),A(2),XL4'F1'
00104C				980 F12T8A DS 0F
00104C	F9			981 DC X'F9' Test Num
00104D	0000			982 DC X'00',X'00'
00104F	C0			983 DC X'C0' M3: A=1,F=1,L=0,--=0
001050	000013F0 00000200			984 DC A(TRTOP1F1),A(512) Source - Op 1 & length
001058	000A39EE 00020000			985 DC A(TRTOPCF1),A(2*K64) Source - FC Table & length
				986 * Target - FC, Op1, Op1L
001060	0072FF81 0092FF81			987 DC A(7*MB+(3*K64)-127),A(9*MB+(3*K64)-127),A(0)
00106C	AABBCCDD			988 DC A(REG2PATT)
001070	0000000A			989 DC A(10) CC1 or CC3
001074	0093017F 00000002			990 DC A(9*MB+(3*K64)-127+510),A(2),XL4'F1'
001080				992 F12T11 DS 0F
001080	FB			993 DC X'FB' Test Num
001081	0000			994 DC X'00',X'00'
001083	C0			995 DC X'C0' M3: A=1,F=1,L=0,--=0

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
TRTOP211	X	00022EF0	1	1045		
TRTOP2F0	X	00022FF0	1	1047		
TRTOP411	X	000230F0	1	1049		
TRTOP4F0	X	000232F0	1	1051		
TRTOP811	X	000234F0	1	1053		
TRTOP8F0	X	000435F0	1	1056		
TRTOP8F1	X	000636F0	1	1059		
TRTOPCF0	X	000837F0	1	1062	997	1009
TRTOPCF1	X	000A39EE	1	1065	973	985
TST91LOP	U	00000532	1	171	745	
=AL2(L'MSGMSG)	R	00000F7E	2	896	852	
=CL5'TRTE'	C	00000F80	5	897	737	
=F'0'	F	00000F74	4	893	744	
=F'1'	F	00000F78	4	894	833	
=H'0'	H	00000F7C	2	895	847	
=P'4294967296'	P	00000F85	6	898	769	

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	801774	00000-C3BED	00000-C3BED
Region		801774	00000-C3BED	00000-C3BED
CSECT	TRTE2TST	801774	00000-C3BED	00000-C3BED

STMT

FILE NAME

```
1 /devstor/dev/satk/samples/tests/TRTE-02-performance.asm
```

```

** NO ERRORS FOUND **

```