				/SI unpack/store) 02 Jun 2024 15: 59: 16 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E6 instruction tests for VSI encoded: 5 *
				6 * E63C VUPKZ - VECTOR UNPACK ZONED
				7 * E63D VSTRL - VECTOR STORE RIGHTMOST WITH LENGTH 8 *
				9 * James Wekel June 2024
				10 ********************
				12 ************************************
				14 * basic instruction tests
				$f{15}^{*}$ $f{16}^{*}$ ***********************************
				17 * This program tests proper functioning of the z/arch E6 VSI vector
				18 * unpack/store instructions. Exceptions are not tested. 19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				21 * obvious coding errors. None of the tests are thorough. They are 22 * NOT designed to test all aspects of any of the instructions.
				23 *
				24 ************************************
				26 * *Testcase VECTOR E6 VSI unpack/store instructions
				27 * * 28 * * Zvector E6 instruction tests for VSI encoded: 29 * *
				30 * * E63C VUPKZ - VECTOR UNPACK ZONED
				32 * *
				33 * * #
				35 * * # Exceptions are NOT tested.
				37 * *
				38 * mainsize 2 39 * numcpu 1
				40 * sysclear
				41 * archl vl z/Arch 42 *
				43 * loadcore "\$(testpath)/zvector-e6-04-unpack.core" 0x0 44 *
				45 * diag8cmd enable # (needed for messages to Hercules console) 46 * runtest 2
				47 * diag8cmd disable # (reset back to default)
				48 * 49 * *Done 50 *
				50 * 51 **********************************
		00000000	000018DB	53 ZVE6TST START 0
00000000		0000000		54 USING ZVE6TST, RO Low core addressability 55

ASMA Ver.	0. 7. 0 zvector-e6-0)4- pack (Zv	ector E6 V	/SI unpack/st	ore)		02 Jun 2024 15: 59: 16 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
		00000140	00000000	56 SVOLDP	SW EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
00000000 000001A0 000001A8	00000001 80000000 00000000 00000200	0000000	000001A0	58 59 60	ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	62 63 64	ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
000001E0		000001E0	00000200	66	ORG	ZVE6TST+X' 200'	Start of actual test program

TOC		A DDD 4	ADDDO	CIDI III		e)		
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				68 69	*****	*****	******	***********
				70	*		The actual "ZV	E6TST" program itself
				71 72		*****	*****	***********
				73		tectur	e Mode: z/Arch	
				74	* Regis	ter Us	age:	
				75 76		(work)	
				77	* R1-4	(work)	
				78 79			esting control t work)	able - current test base
				80			irst base regist	er
				81 82		S	econd base regis	
				83		E	6TESTS register 6TEST call retur	en e
				84	* R12 -]	R13 (work)	
				85 86			ubroutine call econdary Subrout	ine call or work
				87	*		· ·	
				88	*****	*****	******	***********
000200		00000200		90		USING	BEGIN, R8	FIRST Base Register
000200		00001200		91		USING	BEGI N+4096, R9	SECOND Base Register
000200	0580			93	BEGI N	BALR	R8, 0	Initalize FIRST base register
0000202	0680			94		BCTR		Initalize FIRST base register
0000204	0680			95		BCTR	K8, U	Initalize FIRST base register
	4190 8800		00000800	97		LA	R9, 2048(, R8)	Initalize SECOND base register
000020A	4190 9800		00000800	98 99		LA	R9, 2048(, R9)	Initalize SECOND base register
	B600 81EC		000003EC	100			RO, RO, CTLRO	Store CRO to enable AFP
0000212 0000216	9604 81ED 9602 81ED		000003ED 000003ED	101 102		0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit
	B700 81EC		000003ED	102			RO, RO, CTLRO	Reload updated CRO
				104	ste		•	•
00021E	41A0 9638		00001838	105 106	T	LA	R10, E6TESTS	get table of test addresses
				107				900 canto of cose and coses
0000222	5850 A000	00000222	00000001 00000000	108 109	NEXTE6	EQU L	* R5, 0(0, R10)	get test address
000226	1255			110		LTR	R5, R5	have a test?
0000228	4780 807C		0000027C	111 112		BZ	ENDTEST	done?
00022C		0000000		112		USING	E6TEST, R5	
00022C	D20F 8E8C 8EBC	0000108C	000010BC	114		MVC	V10UTPUT, V1FUDG	
0000232	D20F 8E9C 8EBC	0000109C	000010BC	115 116		MVC	V10UTPUT+16, V1F	UDGE
0000238	E710 8ECC 0006		000010CC	117		VL	V1, V1INPUT	load packed decimals
00023E	58B0 5000		00000000	118		L	R11, TSUB	get address of test routine
0000242	05BB			119 120		BALR	R11, R11	do test
0000244	E310 5014 0014		00000014	121		LGF	R1, RESULT	get addr of expected result
000024A 0000250	E320 5010 0014 0620		00000010	122 123		LGF BCTR	R2, RELEN R2, O	get compare length length-1 for clc

2D' 0'

RO-R2 save area for MSG call

190 RPTDWSAV DC

000002F8

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				109 *****	*****	******	**********
				193 *			nted to by R1, length in R0
				194 *	13340	R2 = return address	iced to by ki, rength in ko
				195 ******	*****	****************	***********
0000308	4900 81F8		000003F8	197 MSG	СН	RO, =H' O'	Do we even HAVE a message?
000030C	07D2			198	BNHR	R2	No, ignore
000030E	9002 8140		00000340	200	STM	RO, R2, MSGSAVE	Save registers
0000312	4900 81FA		000003FA	202	СН	RO, =AL2(L'MSGMSG)	Message length within limits?
00000316	47D0 811E		0000031E	203	BNH	MSGOK	Yes, continue
000031A	4100 005F		0000005F	204	LA	RO, L' MSGMSG	No, set to maximum
000031E	1820			206 MSGOK	LR	R2, R0	Copy length to work register
0000320	0620			207		R2, 0	Minus-1 for execute
0000322	4420 814C		0000034C	208	EX	R2, MSGMVC	Copy message to O/P buffer
0000326	4120 200A		000000A	210	LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
000032A	4110 8152		00000352	211	LA	R1, MSGCMD	Point to true command
000032E	83120008			213	DC	X' 83', X' 12', X' 0008'	Issue Hercules Diagnose X'008'
00000332	4780 8138		00000338	214	BZ	MSGRET	Return if successful
0000336	0000			215	DC	Н' О'	CRASH for debugging purposes
0000338	9802 8140		00000340	217 MSGRET	LM	RO, R2, MSGSAVE	Restore registers
000033C	07F2			218	BR	R2	Return to caller
0000340	00000000 00000000	00000070	0000000	220 MSGSAVE	DC	3F' 0'	Registers save area Executed instruction
000034C	D200 815B 1000	0000035B	0000000	221 MSGMVC	MVC	MSGMSG(0), O(R1)	Executed Instruction
0000352	D4E2C7D5 D6C8405C			223 MSGCMD	DC	C' MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
000035B	40404040 40404040			224 MSGMSG	DC	CL95'	The message text to be displayed
				225	20	1_30	message cone to be displayed

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zv	ector E6	VSI unj	pack/store	e)		02 Jun 2024 15: 59: 16 Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STM					

000003C0	00020001 80000000			231	E0JPSW	DC	OD' O' , X' 0002000	018000000', AD(0)	
000003D0	B2B2 81C0		000003C0	233	E0J	LPSWE	EOJPSW	Normal completion	
000003D8	00020001 80000000			235	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
000003E8	B2B2 81D8		000003D8	237	FAILTEST	LPSWE	FAI LPSW	Abnormal termination	
				240	*******		**************************************	**************************************	
000003EC	00000000				CTLRO	DS DS	F F	CRO	
000003F0	0000000			244					
000003F4 000003F4 000003F8	00000001 0000			246 247 248		LTORG	, =F' 1' =H' 0'	Literals pool	
000003FA	005F			249 250 251	*	Some	=AL2(L' MSGMSG) constants		
		00000400	00000001	252 253		EQU	1024	One KB	
		00001000	0000001	254	PAGE	EQU	(4*K)	Size of one page	
		00010000 00100000	00000001	256 257		EQU EQU	(64*K) (K*K)	64 KB 1 MB	
		AABBCCDD 000000DD			REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

owa ver.	0. 7. 0 zvector-e6-0	J4- pack (Zv	ector E6 V	SI unpack/sto	re)		02 Jun 2024 15: 59: 16 Page	(
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				301 ****** 302 *	E6TEST DSEC	CT	**********	
				303 ******	******	******	***********	
000000	0000000			305 E6TEST 306 TSUB	DSECT , DC A(0)	no	inter to test	
000004 000006	0000 000 00			307 TNUM 308	DC H' 00' DC X' 00'	Te:	st Number	
000007	00			309 I3 310	DC HL1'		used	
000008	40404040 40404040 00000000			311 OPNAME 312 RELEN	DC CL8' DC A(0)		name SULT LENGTH	
000014	00000000			313 RESULT 314 *	DC A(0) EXPECTED RI			
				315 ** 316 *			re (from VSI macro)	
				010	COSC TOUCH		10 (110m tol macio)	
0010EC		0000000	000018DB	318 ZVE6TST 319	CSECT , DS OF			
OUTUEC				JIJ	DS UF			
				321 ****** 322 * M			**************************************	
				323 *****	*********	**********	tables *************	
				325 * 326 * macro	to generate	individual to	est	
				327 * 328 329 330	MACRO VSI &I NST LCLA &A3	Г, &I 3		
				331 &A3 332 . * 333 . *	SETA &I3		&INST - VSI instruction under test &i3 - i3 field	
				334 335 &TNUM	GBLA &TNUI SETA &TNUI			
				336 · * 337	LCLA &RLE	V	set result compare length	
				338 &RLEN 339	SETA 16 AIF (&A3	LE 15). GEN		
				340 &RLEN 341 . GEN	SETA 32 ANOP	n 1.	l al ones	
				342 · * 343		kesult compa	re length = &RLEN.'	
				344 345	DS OFD USING *, R5		base for test data and test routine	
				346 347 T&TNUM 348	DC A(X&T		address of test routine test number	
				349 350 351	DC X' 00' DC HL1' 8		i3 instruction name	
				001		~_ 11\ <i>~</i> _	The Country of the Co	

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zv	ector E6 V	/SI unpack/stor	e)		02 Jun 2024 15: 59: 16 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
00001150 00001154 00001156	00001168 0003 00			441+T3 442+ 443+	DC DC DC	A(X3) H' 3' X' 00'	address of test routine test number
00001157 00001158	02 E5E4D7D2 E9404040			444+ 445+	DC DC	HL1' 02' CL8' VUPKZ'	i3 instruction name
00001160 00001164	00000010 00001170			446+ 447+ 448+*	DC DC	A(16) A(RE3)	result length address of expected result
00001168 00001168 0000116E	E602 8E8C 103C 07FB		0000108C	449+X3 450+ 451+	DS VUPKZ BR	OF V1, V10UTPUT, 02 R11	test instruction return
00001170 00001170 00001170	F9F0D1FF FFFFFFF			452+RE3 453+ 454	DS	OF ex	xpected 16 or 32 byte result FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	FFFFFFFF FFFFFFFF			455 456	VSI	VUPKZ, 03	
00001180 00001180 00001180	00001198	00001180		457+ 458+ 459+T4	DS USING DC	OFD	base for test data and test routine address of test routine
00001184 00001186 00001187	0004 00			460+ 461+ 462+	DC DC DC	H' 4' X' 00' HL1' 03'	test number i3
	E5E4D7D2 E9404040 00000010 000011A0			463+ 464+ 465+	DC DC DC	CL8' VUPKZ' A(16) A(RE4)	instruction name result length address of expected result
00001198 00001198	E603 8E8C 103C		0000108C	466+* 467+X4 468+	DS	0F V1, V10UTPUT, 03	
0000119E 000011A0 000011A0	07FB			469+ 470+RE4 471+	BR DS DROP	R11	return xpected 16 or 32 byte result
000011A0	F8F9F0D1 FFFFFFFF FFFFFFFF FFFFFFFF			472 473	DC		FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
000011B0 000011B0		000011B0		474 475+ 476+	VSI DS USING	VUPKZ, 04 OFD * P5	base for test data and test routine
000011B0 000011B0 000011B4 000011B6	000011C8 0005 00	000011B0		477+T5 478+ 479+	DC DC DC	A(X5) H' 5' X' 00'	address of test routine test number
000011B7 000011B8 000011C0	04 E5E4D7D2 E9404040 00000010			480+ 481+ 482+	DC DC DC	HL1' 04' CL8' VUPKZ' A(16)	i3 instruction name result length
000011C4 000011C8	000011D0			483+ 484+* 485+X5	DC DS	A(RE5) OF	address of expected result
000011C8 000011CE 000011D0	E604 8E8C 103C 07FB		0000108C	486+ 487+ 488+RE5	BR DS		test instruction return xpected 16 or 32 byte result
000011D0 000011D0 000011D8	F7F8F9F0 D1FFFFFF FFFFFFFF FFFFFFF			489+ 490	DROP DC	R5	1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
000011E0				491 492 493+	VSI DS	VUPKZ, 05 OFD	

ASMA ver.	0. 7. 0 zvector- e6- (04- pack (Zv	ector E6 V	SI unpack/sto	re)		02 Jun 2024 15: 59: 16 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011E0 000011E0	000011F8	000011E0		494+ 495+T6	USI NG DC	A(X6)	base for test data and test routine address of test routine
00011E4 00011E6	0006 00			496+ 497+	DC DC	H' 6' X' 00'	test number
00011E7 00011E8	05 E5E4D7D2 E9404040			498+ 499+	DC DC	HL1' 05' CL8' VUPKZ'	i3 instruction name
00011F0	0000010			500 +	DC	A(16)	result length
00011F4	00001200			501+ 502+*	DC	A(RE6)	address of expected result
00011F8				503+X6	DS	0F	
00011F8 00011FE	E605 8E8C 103C 07FB		0000108C	504+ 505+	VUPKZ BR	V1, V10UTPUT, 05 R11	test instruction return
0001200	UTED			506+RE6	DS	OF expe	ected 16 or 32 byte result
0001200 0001200	F6F7F8F9 F0D1FFFF			507+ 508	DROP DC		FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
0001200					DC	ALIO POP/POP9FUDI	TEFFEFFFFFFFFFF
				509 510	VSI	VUPKZ, 06	
0001210				511+	DS	OFD	
0001210 0001210	00001228	00001210		512+ 513+T7	USING		base for test data and test routine address of test routine
0001210	0001228			513+17 514+	DC DC	A(X7) H' 7'	test number
0001216	00			515+ 510	DC	X' 00'	. o
0001217 0001218	06 E5E4D7D2 E9404040			516+ 517+	DC DC	HL1' 06' CL8' VUPKZ'	i3 instruction name
0001220				518+	DC	A(16)	result length
0001224	00001230			519+ 520+*	DC	A(RE7)	address of expected result
0001228	ECOC OFOC 100C		00001000	521+X7	DS	OF	44
0001228 000122E	E606 8E8C 103C 07FB		0000108C	522+ 523+	BR	V1, V10UTPUT, 06 R11	test instruction return
0001230				524+RE7	DS		ected 16 or 32 byte result
0001230 0001230	F5F6F7F8 F9F0D1FF			525+ 526	DROP DC	R5 XL16' F5F6F7F8F9F0	D1FFFFFFFFFFFFFFF
	FFFFFFFF FFFFFFFF			507			
				527 528	VSI	VUPKZ, 07	
0001240		00001040		529 +	DS	OFD	have Constant data and test mostly
0001240 0001240	00001258	00001240		530+ 531+T8	USI NG DC	т, ко A(X8)	base for test data and test routine address of test routine
0001244	0008			532+	DC	H' 8'	test number
0001246 0001247				533+ 534+	DC DC	X' 00' HL1' 07'	i 3
0001248	E5E4D7D2 E9404040			535 +	DC	CL8' VUPKZ'	instruction name
0001250 0001254				536+ 537+ 538+*	DC DC	A(16) A(RE8)	result length address of expected result
0001258				539+X8	DS	0F	
0001258 000125E			0000108C	540+ 541+	VUPKZ BR	V1, V10UTPUT, 07 R11	test instruction return
0001260	UITU			542+RE8	DS	OF expe	ected 16 or 32 byte result
0001260	F4F5F6F7 F8F9F0D1			543+ 544	DROP DC	R5)FOD1FFFFFFFFFFFFFFFFFFF
	FFFFFFF FFFFFFF			J 44	DС	ALIU F4FJF0F/F8F8	OUVIETETETETETETETETETETETETETETETETETETET
				545 546	VCT	WIDET OO	
				546	VSI	VUPKZ, 08	

ASMA Ver.	0. 7. 0 zvector-e6-0	J4-pack (ZV	ector Eb V	SI unpack/stor	· e)		02 Jun 2024 15: 59: 16 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001270 00001270		00001270		547+ 548+	DS USI NG	OFD *, R5	base for test data and test routine
00001270 00001274	00001288 0009			549+T9 550+	DC DC	A(X9) H' 9'	address of test routine test number
00001276 00001277	00 08			551+ 552+	DC DC	X' 00' HL1' 08'	i3
00001278	E5E4D7D2 E9404040 00000010			553+ 554+	DC DC	CL8' VUPKZ' A(16)	instruction name
0001284	0000010			555+ 556+*	DC	A(RE9)	result length address of expected result
0001288				557+X9	DS	OF	
0001288 000128E	E608 8E8C 103C 07FB		0000108C	558+ 559+	VUPKZ BR	V1, V10UTPUT, 08 R11	test instruction return
0001290				560+RE9 561+	DS DROP	OF expe	cted 16 or 32 byte result
00001290	F3F4F5F6 F7F8F9F0 D1FFFFFF FFFFFFF			562	DC		F9F0D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
				563 564	VSI	VUPKZ, 09	
00012A0 00012A0		000012A0		565+ 566+	DS USING	0FD * R5	base for test data and test routine
00012A0 00012A0 00012A4	000012B8 000A	000012A0		567+T10 568+	DC DC	A(X10) H' 10'	address of test routine test number
00012A6 00012A7	00 09			569+ 570+	DC DC	X' 00' HL1' 09'	i 3
00012A8	E5E4D7D2 E9404040			571 +	DC	CL8' VUPKZ'	instruction name
00012B0 00012B4	00000010 000012C0			572+ 573+ 574+*	DC DC	A(16) A(RE10)	result length address of expected result
00012B8 00012B8 00012BE	E609 8E8C 103C 07FB		0000108C	575+X10 576+ 577+	DS VUPKZ BR	OF V1, V10UTPUT, 09 R11	test instruction return
00012C0 00012C0	O/IB			578+RE10 579+	DS DROP		cted 16 or 32 byte result
	F2F3F4F5 F6F7F8F9 F0D1FFFF FFFFFFF			580	DC		F8F9F0D1FFFFFFFFFFFFFFF
				581 582	VSI	VUPKZ, 10	
00012D0 00012D0		000012D0		583+ 584+	DS USI NG	0FD * R5	base for test data and test routine
00012D0	000012E8	00001200		585+T11	DC	A(X11)	address of test routine
00012D4 00012D6	000B 00			586+ 587+	DC DC	H' 11' X' 00'	test number
00012D7 00012D8	OA E5E4D7D2 E9404040			588+ 589+	DC DC	HL1' 10' CL8' VUPKZ'	i3 instruction name
00012E0 00012E4	00000010 000012F0			590+ 591+	DC DC	A(16) A(RE11)	result length address of expected result
00012E8				592+* 593+X11	DS	0F	
000012E8 000012EE	E60A 8E8C 103C 07FB		0000108C	594+ 595+	VUPKZ BR	V1, V10UTPUT, 10 R11	test instruction return
00012F0				596+RE11	DS DROP	0F expe	cted 16 or 32 byte result
00012F0 00012F0 00012F8	F1F2F3F4 F5F6F7F8 F9F0D1FF FFFFFFF			597+ 598	DC	R5 XL16' F1F2F3F4F5F6	F7F8F9F0D1FFFFFFFFFF
				599			

ASMA Ver.	0. 7. 0 zvector-e6-0	4-pack (Zv	ector E6 V	SI unpack/stor	'e)		02 Jun 2024 15: 59: 16 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001300		00001000		600 601+	VSI DS	VUPKZ, 11 OFD	have Constant data and text meeting
00001300 00001300 00001304	00001318 000C	00001300		602+ 603+T12 604+	USING DC DC	A(X12) H' 12'	base for test data and test routine address of test routine test number
	OB E5E4D7D2 E9404040			605+ 606+ 607+ 608+	DC DC DC	X' 00' HL1' 11' CL8' VUPKZ'	i3 instruction name
00001310 00001314	00000010 00001320			609+ 610+*	DC DC	A(16) A(RE12)	result length address of expected result
00001318 00001318 0000131E	E60B 8E8C 103C 07FB		0000108C	611+X12 612+ 613+ 614+RE12	BR	OF V1, V10UTPUT, 11 R11	test instruction return
	F0F1F2F3 F4F5F6F7			614+RE12 615+ 616	DS DROP DC	R 5	cted 16 or 32 byte result F6F7F8F9F0D1FFFFFFFF'
	F8F9F0D1 FFFFFFFF			617 618	VSI	VUPKZ, 12	
00001330 00001330 00001330	00001348	00001330		619+ 620+ 621+T13	DS USING DC	A(X13)	base for test data and test routine address of test routine
00001334 00001336 00001337	0C			622+ 623+ 624+	DC DC DC	H' 13' X' 00' HL1' 12'	i3
$00001338 \\ 00001340 \\ 00001344$	E5E4D7D2 E9404040 00000010 00001350			625+ 626+ 627+	DC DC DC	CL8' VUPKZ' A(16) A(RE13)	instruction name result length address of expected result
00001348 00001348 0000134E	E60C 8E8C 103C 07FB		0000108C	628+* 629+X13 630+ 631+	DS VUPKZ BR	0F V1, V10UTPUT, 12 R11	test instruction return
00001350 00001350	F9F0F1F2 F3F4F5F6			632+RE13 633+ 634	DS	OF expect	cted 16 or 32 byte result F5F6F7F8F9F0D1FFFFFF'
	F7F8F9F0 D1FFFFFF			635 636	VSI	VUPKZ, 13	
00001360 00001360 00001360	00001378	00001360		637+ 638+ 639+T14	DS USING DC	OFD	base for test data and test routine address of test routine
00001360 00001364 00001366 00001367	000E 00			640+ 641+ 642+	DC DC DC	H' 14' X' 00' HL1' 13'	test number
	E5E4D7D2 E9404040			642+ 643+ 644+ 645+	DC DC DC	CL8' VUPKZ' A(16) A(RE14)	instruction name result length
00001378			00001000	646+* 647+X14	DS	OF	address of expected result
00001378 0000137E 00001380	E60D 8E8C 103C 07FB		0000108C	648+ 649+ 650+RE14	BR DS		test instruction return cted 16 or 32 byte result
00001380 00001380 00001388	F8F9F0F1 F2F3F4F5 F6F7F8F9 F0D1FFFF			651+ 652	DROP DC	R5 XL16' F8F9F0F1F2F3I	F4F5F6F7F8F9F0D1FFFF'

DROP

DC

705+

706

R5

XL16' F5F6F7F8F9F0F1F2F3F4F5F6F7F8F9F0'

00001410

00001410

F5F6F7F8 F9F0F1F2

DC

CL8' VUPKZ'

instruction name

756 +

000014B8

E5E4D7D2 E9404040

0F

DS

861+RE25

000015E0

return

expected 16 or 32 byte result

000015F0

00001620

00001650

LOC OBJECT CODE ADDR1 ADDR2 **STM**

5678901D FFFFFFF

FFFFFFFF FFFFFFFF

E5E2E3D9 D3404040

E604 8E8C 103D

34567890 1DFFFFFF

FFFFFFF FFFFFFF

E5E2E3D9 D3404040

E605 8E8C 103D

12345678 901DFFFF

FFFFFFF FFFFFFF

E5E2E3D9 D3404040

E606 8E8C 103D

00001608

00000010

00001610

00001638

0000010

00001640

00001668

00000010

00001670

001C

07FB

00

06

001B

07FB

00

05

001A

07FB

00

04

000015E0

000015E0

000015E8

000015F0

000015F0

000015F0

000015F4

000015F6

000015F7

000015F8

00001600

00001604

00001608

00001608

0000160E

00001610

00001610

00001610

00001618

00001620

00001620

00001620

00001624

00001626

00001627

00001628

00001630

00001634

00001638

00001638 0000163E

00001640

00001640

00001640

00001648

00001650 00001650

00001650

00001654

00001656

00001657

00001658

00001660

00001664

00001668

00001668

0000166E

862+

0000108C

863

864 865

869 +

870 +

871 +872 +

873 +

874 +

877 +

VSI 866+ DS 867+

USING *, R5 868+T26 DC A(X26) DC

DROP

H' 26' DC X' 00' DC

OFD

HL1' 04' DC CL8' VSTRL'

A(16)

A(RE26)

VSTRL, 04

instruction name result length

address of expected result

875+* 876+X26

DS $\mathbf{0F}$ 878+

DC

DC

VSTRL V1, V10UTPUT, 04 BR **R11**

return expected 16 or 32 byte result

879+RE26 DS 0F DROP **R5** 880 +881

DC

882 883

890+

891+

892+

900

905 +

909+

910+

913+

914 +

911+*

912+X28

VSI VSTRL, 05 884+ DS **OFD** 885+ 886+T27

USING *, R5 A(X27) DC DC H' 27'

test number

887+ DC X' 00' 888+ HL1' 05' 889+ DC

DC

DC

DC

CL8' VSTRL' instruction name A(16) result length A(RE27)

893+* $\mathbf{0F}$ 894+X27 DS

VSTRL V1, V10UTPUT, 05 895+ 896+ BR

R11 return 0F

897+RE27 DS **DROP** 898+ **R5** 899

901

0000108C

0000108C

902+ 903+ 904+T28

VSI VSTRL, 06 DS **OFD** USING *, R5 A(X28) DC

H' 28'

base for test data and test routine address of test routine

test number

DC X' 00' 906+ HL1' 06' 907 +DC DC 908+

DC

CL8' VSTRL' DC A(16) DC A(RE28)

R11

result length

address of expected result

DS 0F

VSTRL V1, V10UTPUT, 06 test instruction return

0F

VSTRL V1, V10UTPUT, 09

test instruction

DS

966+X31

967+

0000108C

000016F8

000016F8

E609 8E8C 103D

ASMA Ver.	0. 7. 0 zvector-e6-0	4-pack (Zv	ector E6 V	/SI unpack/stor	e)		02 Jun 2024 15: 59: 16 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
000016FE 00001700	07FB			968+ 969+RE31	BR DS	R11 0F exp	return pected 16 or 32 byte result
00001700 00001700 00001708	34567890 12345678 901DFFFF FFFFFFF			970+ 971	DROP DC		345678901DFFFFFFFFFFF
00001710				972 973 974+	VSI DS	VSTRL, 10 OFD	
00001710 00001710 00001714	00001728 0020	00001710		975+ 976+T32 977+	USING DC DC		base for test data and test routine address of test routine test number
00001716 00001717	00 0A E5E2E3D9 D3404040			978+ 979+ 980+	DC DC	X' 00' HL1' 10'	i 3
00001718 00001720 00001724	00000010 00001730			980+ 981+ 982+ 983+*	DC DC DC	CL8' VSTRL' A(16) A(RE32)	instruction name result length address of expected result
00001728 00001728 0000172E	E60A 8E8C 103D 07FB		0000108C	983+** 984+X32 985+ 986+	DS VSTRL BR	OF V1, V10UTPUT, 10 R11	test instruction return
$00001730 \\ 00001730$	12345678 90123456			987+RE32 988+ 989	DS DROP DC	OF exp	pected 16 or 32 byte result
00001738	78901DFF FFFFFFFF			990 991	VSI	VSTRL, 11	
00001740 00001740 00001740	00001758	00001740		992+ 993+ 994+T33	DS USING DC	OFD	base for test data and test routine address of test routine
00001744 00001746 00001747	0021 00 0B			995+ 996+ 997+	DC DC DC	H' 33' X' 00' HL1' 11'	test number i3
00001748 00001750	E5E2E3D9 D3404040 00000010 00001760			998+ 999+ 1000+	DC DC DC	CL8' VSTRL' A(16) A(RE33)	instruction name result length address of expected result
00001758 00001758	E60B 8E8C 103D		0000108C	1001+* 1002+X33	DS	0F V1, V10UTPUT, 11	test instruction
0000175E 00001760 00001760	07FB		00001000	1004+ 1005+RE33 1006+	BR DS DROP	R11	return pected 16 or 32 byte result
00001760 00001768	90123456 78901234 5678901D FFFFFFF			1007	DC		9012345678901DFFFFFFFF'
00001770 00001770		00001770		1008 1009 1010+ 1011+	VSI DS USING	VSTRL, 12 OFD * R5	base for test data and test routine
00001770 00001770 00001774 00001776	00001788 0022 00	00001770		1011+ 1012+T34 1013+ 1014+	DC DC DC	A(X34) H' 34' X' 00'	address of test routine test number
	0C E5E2E3D9 D3404040 00000010			1015+ 1016+ 1017+	DC DC DC	HL1' 12' CL8' VSTRL' A(16)	i3 instruction name result length
00001784	00001790			1018+ 1019+* 1020+X34	DC DS	A(RE34) OF	address of expected result
3002700							

ASMA Ver.	0. 7. 0 zvector- e6- 0	4- pack (Zv	ector E6 V	SI unpack/stor	e)		02 Jun 2024 15: 59: 16 Page 23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001788 0000178E 00001790	E60C 8E8C 103D 07FB		0000108C	1021+ 1022+ 1023+RE34	BR DS	V1, V10UTPUT, 12 R11 OF exp	test instruction return pected 16 or 32 byte result
	78901234 56789012 34567890 1DFFFFFF			1024+ 1025	DROP DC		789012345678901DFFFFFF'
00001738	34307630 IDITITI			1026 1027	VSI	VSTRL, 13	
000017A0 000017A0 000017A0	000017B8	000017A0		1028+ 1029+ 1030+T35	DS USING DC	OFD	base for test data and test routine address of test routine
000017A4 000017A6	0023 00			1031+ 1032+	DC DC	H' 35' X' 00'	test number
000017A7 000017A8 000017B0	E5E2E3D9 D3404040			1033+ 1034+ 1035+	DC DC DC	HL1' 13' CL8' VSTRL' A(16)	i3 instruction name result length
000017B4 000017B8	000017C0			1036+ 1037+* 1038+X35	DC DS	A(RE35) OF	address of expected result
000017B8 000017BE 000017C0			0000108C	1039+ 1040+ 1041+RE35	VSTRL BR DS	V1, V10UTPUT, 13 R11 OF exp	test instruction return pected 16 or 32 byte result
	56789012 34567890 12345678 901DFFFF			1042+ 1043 1044	DROP DC	R5 XL16' 5678901234	56789012345678901DFFFF'
000017D0 000017D0		000017D0		1045 1046+ 1047+	VSI DS USI NG	VSTRL, 14 0FD * P5	base for test data and test routine
000017D0 000017D4	000017E8 0024	00001710		1048+T36 1049+	DC DC	A(X36) H' 36'	address of test routine test number
	00 0E E5E2E3D9 D3404040			1050+ 1051+ 1052+	DC DC DC	X' 00' HL1' 14' CL8' VSTRL'	i3 instruction name
000017E0 000017E4	0000010 000017F0			1053+ 1054+ 1055+*	DC DC	A(16) A(RE36)	result length address of expected result
000017E8 000017E8 000017EE	E60E 8E8C 103D 07FB		0000108C	1056+X36 1057+ 1058+	BR	OF V1, V10UTPUT, 14 R11	test instruction return
000017F0 000017F0 000017F0	34567890 12345678			1059+RE36 1060+ 1061	DS DROP DC	R5	pected 16 or 32 byte result 3456789012345678901DFF'
000017F8	90123456 78901DFF			1062 1063	VSI	VSTRL, 15	
00001800 00001800	00001015	00001800		1064+ 1065+	DS USING	OFD *, R5	base for test data and test routine
00001800 00001804 00001806	00001818 0025 00			1066+T37 1067+ 1068+	DC DC DC	A(X37) H' 37' X' 00'	address of test routine test number
00001807 00001808	OF E5E2E3D9 D3404040			1069+ 1070+	DC DC	HL1' 15' CL8' VSTRL'	i3 instruction name
00001810 00001814	00000010 00001820			1071+ 1072+ 1073+*	DC DC	A(16) A(RE37)	result length address of expected result

LOC	0. 7. 0 zvector-e6 OBJECT CODE	ADDR1	ADDR2	STMT				02 Jun 2024 15: 59: 16	I uge	25
	00000000	ADDIVI	IDDIK	1129+	DC	A(0)				
	0000000			1130 1131 1132			END OF TABLE			
00018D8	00000000			1132	DC DC	F' 0' F' 0'				


	0. 7. 0 zvector- e6	r - r		p				02 Jun 2024 1	0.00.10	ruge	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	1181 V22	EQU	22					
		00000017 00000018	00000001	1182 V23 1183 V24	EQU EQU	23 24					
		00000019	00000001	1184 V25	EQU	25					
		0000001A	00000001	1185 V26 1186 V27	EQU FOU	26 27					
		0000001C	00000001	1187 V28	EQU	28					
		0000001D 0000001E	00000001	1188 V29 1189 V30	EQU	22 23 24 25 26 27 28 29 30 31					
		0000001F	00000001	1190 V31 1191	EQU	31					
				1191	END						

SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	NCEC											
EGI N	I	00000200	2	93	60	90	91										
ΓLRO	F	000003EC	4	243	100	101	102	103									
ECNUM	C	0000106E	16	287	160	162	169	171									
6TEST	4	0000000	24	305	113												
6TESTS	\mathbf{F}	00001838	4	1087	106												
DIT	X	00001042	18	282	161	170											
NDTEST	U	0000027C	1	145	111												
0J	I	000003D0	4	233	148												
OJPSW	D	000003C0	8	231	233												
XCLC	\mathbf{I}	00000262	6	131	124												
AI LED	\mathbf{F}	00001000	4	269	140	146											
AI LMSG	U	00000268	1	137	126												
AILPSW	D	000003D8	8	235	237												
AI LTEST	Ī	000003E8	4	237	149												
3	Ū	0000007	1	309	168												
MAGE	ī	00000000	6364	0													
MIGE	Ū	00000400	1	$25\overset{\circ}{3}$	254	255	256										
64	Ĭ	00010000	1	255	401	~55	~00										
B	Ĭ	0010000	1	256													
SG	ĭ	00000308	$\overline{4}$	197	180												
SGCMD	Ċ	00000352	9	223	210	211											
SGMSG	Č	0000035E	95	224	204	221	202										
SGMVC	Ť	0000033B 0000034C	6	221	208	~~1	202										
SGOK	Ť	0000034C	2	206	203												
SGRET	Ť	0000031E	4	217	214												
SGSAVE	E	00000338	4	220	200	217											
EXTE6	II.	00000340	1	108	129	143											
PNAME	Č	00000222	8	311	165	143											
AGE	U		0	254	103												
	C	00001000	1 10		161	100	169	170	171	179							
RT3	C	00001058	18	285	161	162	163	170	171	172							
RTI3	C	00001040	10	279	172	170											
RTLINE	C	00001004	16	274	281	179											
RTLNG	U	0000003E	1	281	178												
RTNAME	C	0000102F	8	277	165												
RTNUM	C	00001014	3	275	163	100	400	400	1.10	4 ~~	4 70	101	40~	000	000	004	000
0	U	0000000	1	1138	54	100	103	139	140	177	178	181	197	200	202	204	206
_					217												
1	U	00000001	_	1139	121	131	146	147	179	211	221						
10	Ü	000000A	1	1148	106	109	128	142					F 4 -	.	p = -		
11	U	000000B	1	1149	118	119	415	433	451	469	487	505	523	541	559	577	595
					613	631	649	667	685	703	722	741	762	781	806	824	842
					860	878	896	914	932	950	968	986	1004	1022	1040	1058	1076
12	<u>U</u>	000000C	_	1150													
13	U	000000D	1	1151													
14	U	000000E	1	1152	_												
15	U	000000F	1	1153	138	156	184	185									
2	U	00000002	1	1140	122	123	124	159	160	167	168	169	177	180	181	198	200
					206	207	208	210	217	218							
3	U	0000003	1	1141													
4	U	0000004	1	1142													
5	U	00000005	1	1143	109	110	113	157	183	404	417	422	435	440	453	458	471
					476	489	494	507	512	525	530	543	548	561	566	579	584
					597	602	615	620	633	638	651	656	669	674	687	692	705
					711	724	730	743	751	764	770	783	795	808	813	826	831
					844	849	862	867	880	885	898	903	916	921	934	939	952
					957	970	975	988	993	1006	1011	1024	1029	1042	1047	1060	1065

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENC	CES										
14	٨	00001360	4	639	1102											
15	A	00001300	4 4	657	1103 1104											
16	A A	00001390 000013C0	4	675	1104											
7	A	000013C0 000013F0	4	693	1103											
. 7 . 8	A	00001310	4	712	1100											
.9	A	00001430	4	731	1107											
	Ä	00001470	4	423	100											
0	Ä	00001120 000014B0	4	752	1109											
1	A	000014E0	4	771	1110											
2	Ä	00001110	4	796	1111											
$\tilde{3}$	Ä	00001560	$\overline{4}$	814	1112											
4	A	00001590	$\overline{4}$	832	1113											
5	Ä	000015C0	$\overline{4}$	850	1114											
26	Ā	000015F0	$ar{4}$	868	1115											
27	Ä	00001620	$\overline{4}$	886	1116											
28	Ā	00001650	$ar{4}$	904	1117											
9	Ā	00001680	4	922	1118											
	Ā	00001150	4	441	1092											
0	A	000016B0	4	940	1119											
1	A	000016E0	4	958	1120											
2	A	00001710	4	976	1121											
3	A	00001740	4	994	1122											
4	A	00001770	4	1012	1123											
5	A	000017A0	4	1030	1124											
66	A	000017D0	4	1048	1125											
37	A	00001800	4	1066	1126											
	A	00001180	4	459	1093											
j	A	000011B0	4	477	1094											
}	A	000011E0	4	495	1095											
	A	00001210	4	513	1096											
	A	00001240	4	531	1097											
	A	00001270	4	549	1098											
IUM	Ĥ	00000004	2	307	159											
SUB	<u>A</u>	0000000	4	306	118											
ABLE	F	00001838	4	1089												
	U	0000000	1	1159	44~		470	400	400			~				040
	U	0000001	1	1160		414 432	450	468	486	504	522	540	558	576	594	612
						648 666	684	702	721	740	761	780	805	823	841	859
0	**	00000004		1100	877 8	395 913	931	949	967	985	1003	1021	1039	1057	1075	
0	U	0000000A	1	1169												
1	U	0000000B	1	1170												
2	U	000000C	1	1171												
3	U	000000D	1	1172												
4	U	000000E	1	1173												
5	U	000000F	<u> </u>	1174												
6	U	00000010	1	1175												
7	U	00000011	I	1176												
8	U	00000012	I 1	1177												
9 FUDGE	U V	00000013	1 10	1178	111	115										
	X	000010BC	16	297		115										
I NPUT OUTPUT	X X	000010CC	16 16	298 294	117	115 191	A 1 A	432	450	100	100	504	522	540	550	576
UUIFUI	Λ	0000108C	10	294		115 131 312 630	414 648	432 666	450 684	468 702	486 721	504 740	322 761	540 780	558 805	823
						359 877	895	913	931	949	967	985	1003	1021	1039	1057
						0//	093	313	331	343	307	303	1002	1021	1039	1037
					1075											

MA Ver. 0.7.0 SYMBOL	ТҮРЕ	VALUE	LENGTH		REFERE						n 2024 1	 8-	32
E6TST	J	00000000	6364		56 202	62	66	268	54				
L2(L' MSGMSG) 1' 0'	F	000003FA 000003F4 000003F8	2 4 2	53 249 247 248	139								
0'	Н	000003F8	2	248	197								

MACRO	DEFN	REFEREN	ICES															
TTABLE SI	369 329	1088		438	456	474	492	510	528	546	564	582	600	618	636	654	672	690
,,	020	709 1027	420 728 1045	749 1063	456 768	793	811	510 829	847	546 865	564 883	582 901	600 919	937	955	654 973	991	1009



A Ver. 0.7.0	zvector-e6-04-pack (Zvector E6 VSI unpack/store)	02 Jun 2024 15: 59: 16 Page 35
STMT	FILE NAME	
/devstor/de	ev/tests/zvector-e6-04-unpack.asm	
NO ERRORS FOUR	ND **	