ASMA Ver.	0. 7. 0	zvector-e6-	08-VLRLR	(Zvector	E6	VRS- d	l)			02 Jun 2024 15: 59: 40 Page	1
LOC	OBJE	CT CODE	ADDR1	ADDR2		STM					
				1-2-2-11			****	· * * * * * * * * * * * * * * * * * * *	****		
						2 3	*	· · · · · · · · · · · · · · · · · · ·	***	· • • • • • • • • • • • • • • • • • • •	
						4 5	* Zvec	or E6 instru	ction tests	for VRS-d encoded:	
						6		VLRLR - VEC	TOR LOAD RIG	HTMDST WITH LENGTH (reg)	
						7 8	*	s Wekel June			
						9				**********	
						10 11 12		******	******	************	
						13	* basi	instruction	tests		
						14 15		*****	*****	***********	
						16 17 18	* This programmer to the state of the state			ng of the z/arch E6 VRS-d vector exceptions are not tested.	
						19 20 21	* PLEASE NOT * obvious co * NOT design	ling errors.	None of the	SIMPLE TESTS designed to catch tests are thorough. They are any of the instructions.	
						22 23 24	******	******	******	************	
						25	* *Testcas	e zvector-e6-	08-VLRLR: VE	CCTOR E6 VRS-d VLRLR instruction	
						26 27		tor E6 tests	for VRS-d en	coded instructions:	
						28 29		VIDID VEC	TOD IOAN DIC	HTMDST WITH LENGTH (reg)	
						30	* *	VERER - VEC	TOR LOAD RIG	mindsi wili Lendin (1eg)	
						31 32 33	* * # T	nis tests only aceptions are	y the basic	function of the instruction.	
						34	* * #				
						35 36		2			
						37	* numcpu	ĩ			
						38 39	* sysclear * archlvl	z/Arch			
						40	*		# (1 1 С	San managed to Herrical 2.3	
						41 42	* di ag8cmd* l oadcore	enable "\$(testpa	# (needed f .th)/zvector-	For messages to Hercules console) e6-08-VLRLR.core" 0x0 ack to default)	
						43	* di ag8cmd	di sabl e	# (reset ba	ck to default)	
						44 45					
						46		********	********	**********	
00000000			00000000		9B	48 49 50	ZVE6TST STAR USIN	T 0 G ZVE6TST, RO	L	Low core addressability	
			00000140	0000000	00		SVOLDPSW EQU	ZVE6TST+X' 14	40' z	Arch Supervisor call old PSW	
00000000			00000000	000001	A 0	53	ORG	ZVE6TST+X' 1		Z/Architecure RESTART PSW	
		1 8000000 0 00000200				54 55	DC DC	X' 000000180 AD(BEGIN)	0000000'		

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0001B0		00000170	00000100	57	ΩDC	ZVE6TST+X' 1D0'	z/Architecure PROGRAM CHECK PSW
0001B0 0001D0 0001D8	00020001 80000000 00000000 0000DEAD	00000100	000001D0	57 58 59	ORG DC DC	X' 0002000180000000' AD(X' DEAD')	Z/Archi tecure Program Check PSW
0001E0		000001E0	00000200	61 62	ORG	ZVE6TST+X' 200'	Start of actual test program

BZ

В

EOJ

FAILTEST

No, exit

Yes, exit with BAD PSW

000003C0

000003D8

169

170

171

000002B8 4780 81C0

000002BC 47F0 81D8

ASMA Ver.	0. 7. 0 zvector- e6-	08- VLRLR ((Zvector E6	VRS-d)			02 Jun 2024 15: 59: 40 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				232 ******* 233 * 234 ******	****** Normal *****	**************************************	**************************************	
000003В0	00020001 80000000			236 EOJPSW	DC	0D' 0' , X' 000200	018000000', AD(0)	
000003C0	B2B2 81B0		000003B0	238 ЕОЈ	LPSWE	EOJPSW	Normal completion	
000003C8	00020001 80000000			240 FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
000003D8	B2B2 81C8		000003C8	242 FAILTEST	LPSWE	FAILPSW	Abnormal termination	
				244 ******* 245 * 246 ******	****** Worki I *****	**************************************	************* ************	
00000000	0000000			OAO CITI DO	D.C.	T.	CDO	
000003DC 000003E0				248 CTLR0 249 250	DS DS	F F	CRO	
000003E4	00001370			251 E6TADR	DC	A(E6TESTS)	address of E6 test table	
000003E8 000003E8 000003EC	00000001 0000			253 254 255	LTORG	=F' 1' =H' 0'	Literals pool	
000003EE	005F			256 257 258 *	some (=AL2(L' MSGMSG) constants		
		00000400 00001000 00010000 00100000	00000001 00000001	259 260 K 261 PAGE 262 K64 263 MB	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD		264 265 REG2PATT 266 REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector- e6-	08-VLRLR (Zvector E6	VRS-d)			02 Jun 202	4 15: 59: 40	Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
							********	*****	****	
				417 * 418 ******	E6 VR :	S_D tests *************	********	*****	****	
00001100		00000000	0000139B	419 ZVE6TST 420	CSECT DS					
00001100				120	Do	VI				
				422	PRINT	DATA				
				423 * 424 *	E637	VLRLR - VECTOR LO	DAD RIGHTMOST WITH LENGT	H (reg)		
				425 * 426 *	VRS D	instr, 12				
				427 * 428 *	1110_2	followed by v1 - 16 byte	avnocted result			
				429 *		source - 16 byte	source from which to ge	t		
				430 * 431			up to 16) bytes			
						OR LOAD RIGHTMOST	WITH LENGTH (reg)			
				434 * 435 * VLRLR						
				436 437	-	VLRLR, O		1-byte		
00001100		00004400		438+	DS _	OFD		•		
00001100 00001100	00001120	00001100		439+ 440+T1	USI NG DC	*, R5 A(X1)	base for test data and address of test routin		ae	
00001104 00001106	0001 00			441+ 442+	DC DC	H' 1' X' 00'	test number			
00001107 00001108	00			443+ 444+	DC DC	X' 00' F' 0'	12			
0000110C	00001148			445+EA2_1	DC	A(RE1+16)	addr of 16-byte source			
00001118				446+ 447+	DC DC	CL8' VLRLR' A(16)	instruction name result length			
0000111C	00001138			448+REA1 449+*	DC	A(RE1)	result address INSTRUCTION UNDER TEST	ROUTINE		
00001120 00001120	5810 5008		00000008	450+X1 451+	DS 1	0F R1, L2	get number of bytes to	load		
00001124 00001128	5820 500C E601 2000 1037		0000000C 00000000	452+ 453+	L	R2, EADDR	get address of source t instruction	Tout		
0000112E	E710 8EA0 000E		0000000 000010A0	454 +	VST	V1, V10UTPUT	save result			
00001134 00001138	07FB			455+ 456+RE1	BR DC	R11 OF	return			
00001138 00001138	0000000 00000000			457+ 458	DROP DC	R5 XL16' 0000000000000	00000000000000000000000021'	V1		
00001140 00001148 00001150	00000000 00000022 22000000 00000000 00000000			459	DC		00000000000000000023C'	source		
00001158				460 461 462+	VRS_D DS	VLRLR, 1 OFD				
00001158 00001158 0000115C	00001178 0002	00001158		463+ 464+T2 465+	USI NG DC DC		base for test data and address of test routing test number		ne	
0000115E 0000115F 00001160	00 00 00000001			466+ 467+ 468+	DC DC DC	X' 00' X' 00' F' 1'	12			

DC

DC

A(16)

A(RE4)

result length

result address

519+

520+REA4

00001220

00001224

00000010

base for test data and test routine

address of test routine

get number of bytes to load

get address of source

000012D8

5810 5008

5820 500C

07FB

L_OC

00001228

00001228

0000122C

00001230

00001236

0000123C

00001240

00001240

00001240

00001248

00001250

00001258

00001260

00001260

00001260

00001264

00001266

00001267

00001268

0000126C

00001270

00001278

0000127C

00001280

00001280

00001284

00001288

0000128E

00001294

00001298

000012B8

000012B8

000012B8

000012D8

000012DC

ASMA Ver. 0.7.0 zvector-e6-08-VLRLR (Zvector E6 VRS-d)

ADDR1

00001260

000012B8

ADDR2

8000000

000000C

0000000

000010A0

8000000

000000C

0000000

000010A0

00000008

000000C

STM

521+*

523+

524+

525 +

526+

527+

529+

530

531

532 **533**

534 +

535 +

537+

538 +

539+

540+

542 +

543+

545+*

547+

548+

549+

550+

551+

553 +

554

555

556

557

558 +

559+

571+

572 +

560+T6

552+RE5

546+X5

541+EA2_5

544+REA5

536+T5

528+RE4

522+X4

DS

VST

BR

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

VST

BR

DC

DC

DC

DC

DROP

DROP

0F

R1. L2

VLRLR V1, R1, 0(R2)

R11

0F **R5**

VRS_D VLRLR, 15

USING *, R5

OFD

A(X5)

H' 5'

X' 00'

X' 00'

F' 15'

A(16)

 $\mathbf{0F}$ R1. L2

A(RE5)

A(RE5+16)

CL8' VLRLR'

R2, EADDR

V1, V10UTPUT

VLRLR V1, R1, O(R2)

R11

0F

R5

USING *, R5

A(X6)

R1, L2

R2, EADDR

R2, EADDR

V1, V10UTPUT

OBJECT CODE

5810 5008

5820 500C

00001280

000000F

000012A8

00000010

00001298

5810 5008

5820 500C

E601 2000 1037

E710 8EA0 000E

0005

00

00

07FB

E601 2000 1037

E710 8EA0 000E

00223344 55667788

0000000 00000002

22334455 66778800

00000000 0000023C


E5D3D9D3 D9404040

VRS D VLRLR, 32 check r3>15 DS **OFD**

12

DC 000012BC 0006 H' 6' test number 561 +X' 00' 000012BE 00 562 +DC DC X' 00' 000012BF 00 563 +000012C0 00000020 DC F' 32' **564**+ A(RE6+16)000012C4 00001300 565+EA2_6 DC addr of 16-byte source CL8' VLRLR' DC 000012C8 E5D3D9D3 D9404040 **566**+ instruction name 000012D0 00000010 **567**+ A(16) result length DC **A(RE6)** 000012D4 000012F0 568+REA6 DC result address INSTRUCTION UNDER TEST ROUTINE 569+* 000012D8 570+X6 DS 0F

ASMA Ver.	0. 7. 0	zvector-e6-	08-VLRLR (Zvector E6	VRS-d)				02 Jun 202	4 15: 59: 40	Page	17
LOC	OBJEC'	T CODE	ADDR1	ADDR2	STMT							
000012E0 000012E6	E601 200 E710 8EA			00000000 000010A0	573+ 574+	VST	V1, R1, O(F V1, V10UTE		instruction save result			
000012EC 000012F0 000012F0	07FB				575+ 576+ RE6 577+	BR DC DROP	R11 OF R5		return			
000012F0 000012F8		66778800 0000023C			578	DC	XL16' 2233	344556677	880000000000000023C'	V1		
00001300 00001308	22334455	66778800 0000023C			579	DC	XL16' 2233	344556677	880000000000000023C'	source		
	0000000	00000200			580 581		VLRLR, 999)	check r3>1	5		
00001310 00001310 00001310	00001330		00001310		582+ 583+ 584+T7	DS USING DC	OFD *, R5 A(X7)		base for test data and address of test routing		ne	
00001314 00001316	0007 00				585+ 586+	DC DC	H' 7' X' 00'		test number			
00001317 00001318 0000131C	00 000003E7 00001358				587+ 588+ 589+EA2_7	DC DC DC	X' 00' F' 999' A(RE7+16)		12 addr of 16-byte source			
00001320 00001328		D9404040			590+ 591+	DC DC	CL8' VLRLI A(16)		instruction name result length			
0000132C	00001348				592+REA7 593+*	DC	A(RE7)		result address INSTRUCTION UNDER TEST	ROUTINE		
00001330 00001330 00001334	5810 500 5820 500			00000008 0000000C	594+X7 595+ 596+	DS l L	OF R1, L2 R2, EADDR		get number of bytes to get address of source	l oad		
00001338 0000133E 00001344	E601 200 E710 8EA 07FB			0000000 000010A0	597+ 598+ 599+	VLRLR VST BR	V1, R1, O(F V1, V10UTI R11		instruction save result return			
00001348 00001348					600+RE7 601+	DC DROP	OF R5			***		
00001348 00001350 00001358 00001360	00000000 99334455	66778800 0009023C 66778800 0009023C			602	DC DC			8800000000000009023C' 8800000000000009023C'	V1 source		
00001368 0000136C	0000000				604 605 606	DC DC	F' 0' F' 0'	END OF T	ABLE			
					607 * 608 * table 609 *	of poi	nters to i	ndi vi dua	l load test			
00001370					610 E6TESTS 611	DS PTTAB						
00001370 00001370	00001100				612+TTABLE 613+	DS DC	0F A(T1)		address of test			
00001374 00001378	00001158 000011B0				614+ 615+	DC DC	A(T2) A(T3)		address of test address of test			
0000137C 00001380	00001208 00001260				616+ 617+	DC DC	A(T4) A(T5)		address of test address of test			
00001384 00001388	000012B8 00001310				618+ 619+	DC DC	A(T6) A(T7)		address of test address of test			
					620+*							
0000138C 00001390	00000000				621+ 622+	DC DC	A(0) A(0)		END OF TABLE			
00001394	00000000				623 624	DC	F' 0'	END OF T	ABLE			



wa ver.	0. 7. 0 zvector- e	6-08-VLRLR (Zvector E	6 VRS-d)				02 Jun 2024	15: 59: 40	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	674 V22	EQU	22					
		00000017 00000018	00000001 00000001	675 V23 676 V24	EQU EQU	23 24					
		00000019	00000001	677 V25	EĞÜ	25					
		0000001A 0000001B	00000001 00000001	678 V26 679 V27	EQU EQU	26 27					
		0000001C 0000001D	00000001 00000001	680 V28	EQU FOU	28 20					
		000001E	00000001	682 V30	EQU	22 23 24 25 26 27 28 29 30 31					
		000001F	0000001	683 V31 684	EQU	31					
				685	END						

3 4 5 6 7	U U U	00000003 00000004	1																	
4 5 6 7	U U	0000004	1		223	452	453	176	477	500	501	524	525	548	540	572	573	596	597	
4 5 6 7	U U	0000004		634	223	452	433	470	4//	300	301	324	323	340	349	312	3/3	390	397	
5 6 7	U		1	635																
6 7		00000005	1	636	111	112	115	180	188	439	457	463	481	487	505	511	529	535	553	
7	U	0000000	•	000	559	577	583	601	100	100	10.	100	101	10,	000	011	020	000	000	
7	_	0000006	1	637																
0	U	0000007	1	638																
8	U	00000008	1	639	86	89	90	91	93											
9	<u>U</u>	00000009	1	640	87	93	94	96												
E1	F	00001138	4	456	445	448														
E2	F	00001190	4	480	469	472														
E3	F	000011E8	4	504	493	496														
E4	F	00001240	4	528	517	520														
E5 E6	F F	00001298 000012F0	4	552 576	541 565	544 568														
E0 E7	r F	000012F0	4 4	600	589	592														
EA1	r A	00001348 0000111C	4	448	303	JJA														
EA2	A	00001116	4	472																
EA3	A	00001174 000011CC	4	496																
EA4	Ä	000011224	$\dot{\tilde{4}}$	520																
EA5	Ā	0000127C	4	544																
EA6	A	000012D4	4	568																
EA7	A	0000132C	4	592																
EADDR	A	000001C	4	338	121															
EG2LOW	U	00000DD	1	266																
EG2PATT	U	AABBCCDD	1	265																
ELEN	A	00000018	4	337																
PTDWSAV	Đ	000002E8	8	195	184	186														
PTERROR	Ţ	000002C0	4	179	151	100														
PTSAVE	F	000002E0	4	192	179	189														
PTSVR5 VOLDPSW	F	000002E4 00000140	4	193 51	180	188														
VULDPSW 1	U A	00001100	0 4		613															
2	A	00001100	4	440 464	614															
3	A	00001130 000011B0	4	488	615															
4	A	000011208	4	512	616															
5	Ä	00001260	$\dot{\tilde{4}}$	536	617															
6	Ä	00001288	$\overline{4}$	560	618															
7	A	00001310	4	584	619															
ESTREST	U	00000240	1	120																
NUM	H	0000004	2	329	134															
SUB	A	00000000	4	328	117															
TABLE	F	00001370	4	612																
0	U	00000000	1	652	110	450	4-4	A ~~	470	F04	700		700	F 40		F 77.0	F ~ 4	F0~	700	
1	U	00000001	1	653	116	453	454	4//	4/8	501	อบฆ	525	526	549	35U	5/3	574	597	วยช	
10	U U	0000000A 0000000B	1	662 663																
11 12	U	0000000C	I 1	664																
13	U	0000000C	1	665																
14	Ü	0000000D	1	666																
15	Ü	000000E	1	667																
16	Ŭ	0000001	1	668																
17	Ŭ	00000011	1	669																
18	Ŭ	00000012	1	670																
19	Ŭ	00000013	1	671																

