

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * TRTE instruction tests
				5 *
				6 * NOTE: This test is based the CLCL-et-al Test
				7 * modified to only test the Performance
				8 * of the TRTE instruction.
				9 *
				10 * The MSG routine is from the Hercules Binary
				11 * Floating Point Validation Package by Stephen R. Orso
				12
				13 * *****
				14 * ** IMPORTANT! **
				15 * *****
				16 *
				17 * This test uses the Hercules Diagnose X'008' interface
				18 * to display messages and thus your .tst runtest script
				19 * MUST contain a "DIAG8CMD ENABLE" statement within it!
				20 *
				21 * James Wekel October 2022
				22 *****
				24 *****
				25 *
				26 * TRTE Performance instruction tests
				27 *
				28 *****
				29 *
				30 * This program ONLY tests the performance of the TRTE
				31 * instructions.
				32 * Tests:
				33 * All tests are ' TRTE R2,R4,12 '
				34 * where the FC table is 128K in length,
				35 * FC is 2 bytes and an argument length of 2 bytes.
				36 *
				37 * M3=12 requires page crossover tests for both FC and
				38 * the argument and has the worst performance compared to
				39 * M3=0 with the FC table and operand contained within
				40 * a page. The test should provide a lower bound on
				41 * performance improvement.
				42 *
				43 * 1. TRTE of 512 bytes
				44 * 2. TRTE of 512 bytes that crosses a page boundary,
				45 * which results in a CC=3, and a branch back
				46 * to complete the TRTE instruction.
				47 * 3. TRTE of 2048 bytes
				48 * 4. TRTE of 2048 bytes that crosses a page boundary,
				49 * which results in a CC=3, and a branch back
				50 * to complete the TRTE instruction
				51 *
				52 *****

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT
-----	--------	------	-------	-------	------

					54 *****
					55 *
					56 * Example Hercules Testcase:
					57 *
					58 *
					59 * *Testcase TRTE-02-performance (Test TRTE instructions)
					60 * diag8cmd enable #used for message to Hercules console
					61 *
					62 * archlvl S/370
					63 * facility enable HERC_370_EXTENSION
					64 *
					65 * mainsize 16
					66 * numcpu 1
					67 * sysclear
					68 *
					69 * loadcore "\$(testpath)/TRTE-02-performance"
					70 *
					71 * r 408=ff # (enable timing tests)
					72 * runtest 20 # (depends on the host)
					73 *
					74 * diag8cmd disable
					75 * *Done
					76 *
					77 *
					78 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				80 PRINT OFF
				3461 PRINT ON
				3463 *****
				3464 * SATK prolog stuff...
				3465 *****
				3467 ARCHLVL SET=2,ZARCH=NO,MNOTE=NO
				3469+\$AL OPSYN AL
				3470+\$ALR OPSYN ALR
				3471+\$B OPSYN B
				3472+\$BAS OPSYN BAS
				3473+\$BASR OPSYN BASR
				3474+\$BC OPSYN BC
				3475+\$BCTR OPSYN BCTR
				3476+\$BE OPSYN BE
				3477+\$BH OPSYN BH
				3478+\$BL OPSYN BL
				3479+\$BM OPSYN BM
				3480+\$BNE OPSYN BNE
				3481+\$BNH OPSYN BNH
				3482+\$BNL OPSYN BNL
				3483+\$BNM OPSYN BNM
				3484+\$BNO OPSYN BNO
				3485+\$BNP OPSYN BNP
				3486+\$BNZ OPSYN BNZ
				3487+\$BO OPSYN BO
				3488+\$BP OPSYN BP
				3489+\$BXLE OPSYN BXLE
				3490+\$BZ OPSYN BZ
				3491+\$CH OPSYN CH
				3492+\$L OPSYN L
				3493+\$LH OPSYN LH
				3494+\$LM OPSYN LM
				3495+\$LPSW OPSYN LPSW
				3496+\$LR OPSYN LR
				3497+\$LTR OPSYN LTR
				3498+\$NR OPSYN NR
				3499+\$SL OPSYN SL
				3500+\$SLR OPSYN SLR
				3501+\$SR OPSYN SR
				3502+\$ST OPSYN ST
				3503+\$STM OPSYN STM
				3504+\$X OPSYN X
				3506 *****
				3507 * Initiate the TRTE2TST CSECT in the CODE region
				3508 * with the location counter at 0
				3509 *****
				3511 TRTE2TST ASALOAD REGION=CODE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
		000000	0C3BDD	3512+TRTE2TST START 0,CODE
000000	000A0000 00000008			3514+ PSW 0,0,2,0,X'008' 64-bit Restart ISR Trap New PSW
000008		000008	000058	3515+ ORG TRTE2TST+X'058'
000058	000A0000 00000018			3517+ PSW 0,0,2,0,X'018' 64-bit External ISR Trap New PSW
000060	000A0000 00000020			3518+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call ISR Trap New PSW
000068	000A0000 00000028			3519+ PSW 0,0,2,0,X'028' 64-bit Program ISR Trap New PSW
000070	000A0000 00000030			3520+ PSW 0,0,2,0,X'030' 64-bit Machine Check Trap New PSW
000078	000A0000 00000038			3521+ PSW 0,0,2,0,X'038' 64-bit Input/Output Trap New PSW
000080		000080	000200	3522+ ORG TRTE2TST+512
				3524 *****
				3525 * Create IPL (restart) PSW
				3526 *****
				3528 ASAIPL IA=BEGIN
		000000	0C3BDD	3529+TRTE2TST CSECT
000200		000200	000000	3530+ ORG TRTE2TST
000000	00080000 00000200			3531+ PSW 0,0,0,0,BEGIN,24
000008		000008	000200	3532+ ORG TRTE2TST+512 Reset CSECT to end of assigned storage area
		000000	0C3BDD	3533+TRTE2TST CSECT

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				3535 *****
				3536 * The actual "TRTE2TST" program itself...
				3537 *****
				3538 *
				3539 * Architecture Mode: 370
				3540 * Register Usage:
				3541 *
				3542 * R0 (work)
				3543 * R1 (work)
				3544 * R2 (work) or MSG subroutine call
				3545 * R3 (work)
				3546 * R4 (work)
				3547 * R5 TRTETEST Base (of current test)
				3548 * R5-R7 (work)
				3549 * R8 (work)
				3550 * R9 Second base register
				3551 * R10-R12 (work)
				3552 * R13 First base register
				3553 * R14 Subroutine call
				3554 * R15 Secondary Subroutine call or work
				3555 *
				3556 *****
000200		000000		3558 USING ASA,R0 Low core addressability
000200		000200		3559 USING BEGIN,R13 FIRST Base Register
000200		001200		3560 USING BEGIN+4096,R9 SECOND Base Register
000200	05D0			3562 BEGIN BALR R13,0 Initalize FIRST base register
000202	06D0			3563 BCTR R13,0 Initalize FIRST base register
000204	06D0			3564 BCTR R13,0 Initalize FIRST base register
000206	4190 D800	000800		3566 LA R9,2048(,R13) Initalize SECOND base register
00020A	4190 9800	000800		3567 LA R9,2048(,R9) Initalize SECOND base register
				3569 *
				3570 ** Run the performance tests...
				3571 *
00020E	45E0 D328	000528		3572 BAL R14,TEST91 Time TRTE instruction (speed test)

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					3574	*****		
					3575	* Test for normal or unexpected test completion...		
					3576	*****		
000212	95FF	D208		000408	3578	CLI	TIMEOPT,X'FF'	Was this a timing run?
000216	4770	DD42		000F42	3579	BNE	EOJ	No, timing run; just go end normally
00021A	95FC	D200		000400	3581	CLI	TESTNUM,X'FC'	Did we end on expected test?
00021E	4770	DD50		000F50	3582	BNE	FAILTEST	No?! Then FAIL the test!
000222	9599	D201		000401	3584	CLI	SUBTEST,X'99'	Did we end on expected SUB-test?
000226	4770	DD50		000F50	3585	BNE	FAILTEST	No?! Then FAIL the test!
00022A	47F0	DD42		000F42	3587	B	EOJ	Yes, then normal completion!
					3589	*****		
					3590	* Fixed test storage locations ...		
					3591	*****		
00022E			00022E	000400	3593	ORG	BEGIN+X'200'	
					3594			
000400					3595	TESTADDR	DS 0D	Where test/subtest numbers will go
000400	99				3596	TESTNUM	DC X'99'	Test number of active test
000401	99				3597	SUBTEST	DC X'99'	Active test sub-test number
000408					3599	DS	0D	
000408	00				3600	TIMEOPT	DC X'00'	Set to non-zero to run timing tests
000410					3602	DS	0D	
000410	000000000	000000000			3603	SAVE1T4	DC 4F'0'	
000420	000000000				3604	SAVER2	DC F'0'	
000424	000000000				3605	SAVER5	DC F'0'	
000428			000428	000528	3607	ORG	*+X'100'	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					3609	*****			
					3610	*	TEST91	Time TRTE instruction	(speed test)
					3611	*****			
000528	91FF	D208		000408	3613	TEST91	TM	TIMEOPT,X'FF'	Is timing tests option enabled?
00052C	078E				3614		BZR	R14	No, skip timing tests
00052E	4150	DE08		001008	3616		LA	R5,TRTEPERF	Point R5 --> testing control table
000532			000000		3617		USING	TRTETEST,R5	What each table entry looks like
					3618	*			
			000532	000001	3619	TST91LOP	EQU	*	
000532	5050	D224		000424	3620		ST	R5,SAVER5	save current pref table base
					3621	*			
000536	4360	5000		000000	3622		IC	R6,TNUM	Set test number
00053A	4260	D200		000400	3623		STC	R6,TESTNUM	
					3624	*			
					3625	**			Initialize operand data (move data to testing address)
					3626	*			
00053E	58A0	5018		000018	3627		L	R10,OP1WHERE	Where to move operand-1 data to
000542	58B0	5008		000008	3628		L	R11,OP1LEN	operand-1 length
000546	50B0	501C		00001C	3629		ST	R11,OP1WLEN	and save for later
00054A	5860	5004		000004	3630		L	R6,OP1DATA	Where op1 data is right now
00054E	5870	5008		000008	3631		L	R7,OP1LEN	How much of it there is
000552	0EA6				3632		MVCL	R10,R6	
					3633	*			
000554	58A0	5014		000014	3634		L	R10,OP2WHERE	Where to move operand-2 data to
000558	58B0	5010		000010	3635		L	R11,OP2LEN	How much of it there is
00055C	5860	500C		00000C	3636		L	R6,OP2DATA	Where op2 data is right now
000560	5870	5010		000010	3637		L	R7,OP2LEN	How much of it there is
000564	0EA6				3638		MVCL	R10,R6	
					3640	*			
					3641	**			Next, time the overhead...
					3642	*			
000566	5870	DD78		000F78	3643		L	R7,NUMLOOPS	
00056A	B205	DD80		000F80	3644		STCK	BEGCLOCK	
00056E	9014	D210		000410	3645		STM	R1,R4,SAVE1T4	
000572	0560				3646		BALR	R6,0	
					3647				
000574	9814	5014		000014	3648		LM	R1,R4,OPSWHERE	get TRTE operands
000578	4710	D374		000574	3649		BC	B'0001',*-4	not finished
00057C	9814	5014		000014	3650		LM	R1,R4,OPSWHERE	
000580	4710	D384		000584	3651		BC	B'0001',*+4	
					3652	*		ETC.....
					3653		PRINT	OFF	
					3848		PRINT	ON	
000884	9814	5014		000014	3849		LM	R1,R4,OPSWHERE	
000888	4710	D68C		00088C	3850		BC	B'0001',*+4	
00088C	9814	5014		000014	3851		LM	R1,R4,OPSWHERE	
000890	4710	D694		000894	3852		BC	B'0001',*+4	
					3853	*			

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					4196	*****			
					4197	*	RPTSPEED	Report instruction speed	
					4198	*****			
000D86	50F0	DBF0		000DF0	4200	RPTSPEED	ST	R15,RPTSAVE	Save return address
000D8A	5050	DBF4		000DF4	4201		ST	R5,RPTSVR5	Save R5
					4202	*			
000D8E	45F0	DC08		000E08	4203		BAL	R15,CALCDUR	Calculate duration
					4204	*			
000D92	4150	DD98		000F98	4205		LA	R5,OVERHEAD	Subtract overhead
000D96	4160	DD90		000F90	4206		LA	R6,DURATION	From raw timing
000D9A	4170	DD90		000F90	4207		LA	R7,DURATION	Yielding true instruction timing
000D9E	45F0	DC5C		000E5C	4208		BAL	R15,SUBDWORD	Do it
					4209	*			
000DA2	98AB	DD90		000F90	4210		LM	R10,R11,DURATION	Convert to...
000DA6	8CA0	000C		00000C	4211		SRDL	R10,12	... microseconds
					4212	*			
000DAA	4EA0	DDA0		000FA0	4213		CVD	R10,TICKSAAA	convert HIGH part to decimal
000DAE	4EB0	DDA8		000FA8	4214		CVD	R11,TICKSBBB	convert LOW part to decimal
					4215	*			
000DB2	F877	DDB0	DDA0	000FB0	000FA0	4216	ZAP	TICKSTOT,TICKSAAA	Calculate...
000DB8	FC75	DDB0	DD71	000FB0	000F71	4217	MP	TICKSTOT,=P'4294967296'	...decimal...
000DBE	FA77	DDB0	DDA8	000FB0	000FA8	4218	AP	TICKSTOT,TICKSBBB	...microseconds
					4219	*			
000DC4	D20B	DDE3	DDFC	000FE3	000FFC	4220	MVC	PRTLIN+43(L'EDIT),EDIT	(edit into...
000DCA	DE0B	DDE3	DDB3	000FE3	000FB3	4221	ED	PRTLIN+43(L'EDIT),TICKSTOT+3	...print line)
					4223	*			
					4224	*		Use Hercules Diagnose for Message to console	
					4225	*			
000DD0	9002	DBF8		000DF8	4226		STM	R0,R2,RPTDWSAV	save regs used by MSG
000DD4	4100	0044		000044	4227		LA	R0,PRTLNG	message length
000DD8	4110	DDB8		000FB8	4228		LA	R1,PRTLIN	messagfe address
000DDC	4520	DC90		000E90	4229		BAL	R2,MSG	call Hercules console MSG display
000DE0	9802	DBF8		000DF8	4230		LM	R0,R2,RPTDWSAV	restore regs
					4232		L	R5,RPTSVR5	Restore R5
000DE8	58F0	DBF0		000DF0	4233		L	R15,RPTSAVE	Restore return address
000DEC	07FF				4234		BR	R15	Return to caller
000DF0	00000000				4236	RPTSAVE	DC	F'0'	R15 save area
000DF4	00000000				4237	RPTSVR5	DC	F'0'	R5 save area
000DF8	00000000	00000000			4239	RPTDWSAV	DC	2D'0'	R0-R2 save area for MSG call

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					4241	*****			
					4242	*	CALCDUR	Calculate	DURATION
					4243	*****			
000E08	50F0	DC4C		000E4C	4245	CALCDUR	ST	R15,CALCRET	Save return address
000E0C	9057	DC50		000E50	4246		STM	R5,R7,CALCWORK	Save work registers
					4247	*			
000E10	9867	DD80		000F80	4248		LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
000E14	8C60	0006		000006	4249		SRDL	R6,6	"
000E18	8D60	0006		000006	4250		SLDL	R6,6	"
000E1C	9067	DD80		000F80	4251		STM	R6,R7,BEGCLOCK	"
					4252	*			
000E20	9867	DD88		000F88	4253		LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
000E24	8C60	0006		000006	4254		SRDL	R6,6	"
000E28	8D60	0006		000006	4255		SLDL	R6,6	"
000E2C	9067	DD88		000F88	4256		STM	R6,R7,ENDCLOCK	"
					4257	*			
000E30	4150	DD80		000F80	4258		LA	R5,BEGCLOCK	Starting time
000E34	4160	DD88		000F88	4259		LA	R6,ENDCLOCK	Ending time
000E38	4170	DD90		000F90	4260		LA	R7,DURATION	Difference
000E3C	45F0	DC5C		000E5C	4261		BAL	R15,SUBDWORD	Calculate duration
					4262	*			
000E40	9857	DC50		000E50	4263		LM	R5,R7,CALCWORK	Restore work registers
000E44	58F0	DC4C		000E4C	4264		L	R15,CALCRET	Restore return address
000E48	07FF				4265		BR	R15	Return to caller
000E4C	00000000				4267	CALCRET	DC	F'0'	R15 save area
000E50	00000000	00000000			4268	CALCWORK	DC	3F'0'	R5-R7 save area
					4270	*****			
					4271	*	SUBDWORD	Subtract	two doublewords
					4272	*	R5 -->	subtrahend, R6 -->	minuend, R7 --> result
					4273	*****			
000E5C	9014	DC80		000E80	4275	SUBDWORD	STM	R1,R4,SUBDWSAV	Save registers
					4276	*			
000E60	9812	5000		000000	4277		LM	R1,R2,0(R5)	Subtrahend (value to subtract)
000E64	9834	6000		000000	4278		LM	R3,R4,0(R6)	Minuend (what to subtract FROM)
000E68	1F42				4279		SLR	R4,R2	Subtract LOW part
000E6A	47B0	DC72		000E72	4280		BNM	*+4+4	(branch if no borrow)
000E6E	5F30	DD64		000F64	4281		SL	R3,=F'1'	(otherwise do borrow)
000E72	1F31				4282		SLR	R3,R1	Subtract HIGH part
000E74	9034	7000		000000	4283		STM	R3,R4,0(R7)	Store results
					4284	*			
000E78	9814	DC80		000E80	4285		LM	R1,R4,SUBDWSAV	Restore registers
000E7C	07FF				4286		BR	R15	Return to caller
000E80	00000000	00000000			4288	SUBDWSAV	DC	2D'0'	R1-R4 save area

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				4324 ***** 4325 * Normal completion or Abnormal termination PSWs 4326 *****
000F42				4328 EOJ DWAITEND LOAD=YES Normal completion
000F42	8200 DD48		000F48	4330+EOJ DS 0H
000F48	000A0000 00000000			4331+ LPSW DWAT0008
				4332+DWAT0008 PSW 0,0,2,0,X'000000'
000F50				4334 FAILTEST DWAIT LOAD=YES,CODE=BAD Abnormal termination
000F50	8200 DD58		000F58	4335+FAILTEST DS 0H
000F58	000A0000 00010BAD			4336+ LPSW DWAT0009
				4337+DWAT0009 PSW 0,0,2,0,X'010BAD'

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					4372 *****	
					4373 * TRTETEST DSECT	
					4374 *****	
					4376 TRTETEST DSECT ,	
000000	00				4377 TNUM DC X'00'	TRTE table Number
000001	00				4378 DC X'00'	
000002	00				4379 DC X'00'	
000003	00				4380 M3 DC X'00'	M3 byte stored into TRTE instruction
000004	00000000				4382 OP1DATA DC A(0)	Pointer to Operand-1 data
000008	00000000				4383 OP1LEN DC F'0'	How much data is there - 1
00000C	00000000				4384 OP2DATA DC A(0)	Pointer to FC table data
000010	00000000				4385 OP2LEN DC F'0'	How much data is there - FC Table
			000014	000001	4387 OPSWHERE EQU *	
000014	00000000				4388 OP2WHERE DC A(0)	Where FC Table data should be placed
000018	00000000				4389 OP1WHERE DC A(0)	Where Operand-1 data should be placed
00001C	00000000				4390 OP1WLEN DC F'0'	How much data is there - 1
000020	00000000				4391 DC A(0)	pollute - found FC
000024	00000000				4393 FAILMASK DC A(0)	Failure Branch on Condition mask
					4395 *	Ending register values
000028	00000000				4396 ENDREGS DC A(0)	Operand 1 address
00002C	00000000				4397 DC A(0)	Operand 1 length
000030	00000000				4398 DC A(0)	Function Code
			000034	000001	4400 TRTENEXT EQU *	Start of next table entry...
			BBCCDD	000001	4402 REG2PATT EQU X'AABBCCDD'	Polluted Register pattern
			0000DD	000001	4403 REG2LOW EQU X'DD'	(last byte above)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
		000000	0C3BDD	4405 TRTE2TST CSECT ,
				4406 *****
001008				4407 * TRTE Performace Test data...
				4408 *****
				4409 TRTEPERF DC 0A(0) start of table
				4411 *****
				4412 * tests with M3: A=1,F=1,L=0, reserved=0 (12)
				4413 * FC Table : SIZE: 131,072 (2 BYTE ARGUMENT)
				4414 * Function Code is 2 bytes
				4415 *
				4416 * Note: Op1 length must be a multiple of 2
				4417 *****
001008				4419 F12T8 DS 0F
001008	F8			4420 DC X'F8' Test Num
001009	0000			4421 DC X'00',X'00'
00100B	C0			4422 DC X'C0' M3: A=1,F=1,L=0,--=0
00100C	000013E0	00000200		4423 DC A(TRTOP1F1),A(512) Source - Op 1 & length
001014	000A39DE	00020000		4424 DC A(TRTOPCF1),A(2*K64) Source - FC Table & length
				4425 * Target -
00101C	00710000	00910000		4426 DC A(7*MB+(1*K64)),A(9*MB+(1*K64)),A(0) FC, Op1, Op1L
001028	AABBCCDD			4427 DC A(REG2PATT)
00102C	0000000B			4428 DC A(11) CC1
001030	009101FE	00000002		4429 DC A(9*MB+(1*K64)+510),A(2),XL4'F1'
00103C				4431 F12T8A DS 0F
00103C	F9			4432 DC X'F9' Test Num
00103D	0000			4433 DC X'00',X'00'
00103F	C0			4434 DC X'C0' M3: A=1,F=1,L=0,--=0
001040	000013E0	00000200		4435 DC A(TRTOP1F1),A(512) Source - Op 1 & length
001048	000A39DE	00020000		4436 DC A(TRTOPCF1),A(2*K64) Source - FC Table & length
				4437 * Target - FC, Op1, Op1L
001050	0072FF81	0092FF81		4438 DC A(7*MB+(3*K64)-127),A(9*MB+(3*K64)-127),A(0)
00105C	AABBCCDD			4439 DC A(REG2PATT)
001060	0000000A			4440 DC A(10) CC1 or CC3
001064	0093017F	00000002		4441 DC A(9*MB+(3*K64)-127+510),A(2),XL4'F1'
001070				4443 F12T11 DS 0F
001070	FB			4444 DC X'FB' Test Num
001071	0000			4445 DC X'00',X'00'
001073	C0			4446 DC X'C0' M3: A=1,F=1,L=0,--=0

ASMA Ver. 0.2.1			TRTE-02-performance (Test TRTE instructions)					08 Oct 2022 13:18:57		Page	16
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
001074	000025E0	00000800			4447	DC	A(TRT01LF0),A(2048)	Source - Op 1 & length			
00107C	000837E0	00020000			4448	DC	A(TRTOPCF0),A(2*K64)	Source - FC Table & length			
					4449 *			Target -			
001084	00760000	00960000			4450	DC	A(7*MB+(6*K64)),A(9*MB+(6*K64)),A(0)	FC, Op1, Op1L			
001090	AABBCCDD				4451	DC	A(REG2PATT)				
001094	0000000B				4452	DC	A(11) CC1				
001098	009607FE	00000002			4453	DC	A(9*MB+(6*K64)+2048-2),A(2),XL4'F0'				
0010A4					4455	F12T11A DS	0F				
0010A4	FC				4456	DC	X'FC'	Test Num			
0010A5	0000				4457	DC	X'00',X'00'				
0010A7	C0				4458	DC	X'C0'	M3: A=1,F=1,L=0,--=0			
0010A8	000025E0	00000800			4459	DC	A(TRT01LF0),A(2048)	Source - Op 1 & length			
0010B0	000837E0	00020000			4460	DC	A(TRTOPCF0),A(2*K64)	Source - FC Table & length			
					4461 *			Target - FC, Op1, Op1L			
0010B8	0078FE1F	0098FE1F			4462	DC	A(7*MB+(9*K64)-481),A(9*MB+(9*K64)-481),A(0)				
0010C4	AABBCCDD				4463	DC	A(REG2PATT)				
0010C8	0000000A				4464	DC	A(10) CC1 or CC3				
0010CC	0099061D	00000002			4465	DC	A(9*MB+(9*K64)-481+2048-2),A(2),XL4'F0'				
0010D8	00000000				4467	DC	A(0)	end of table			
0010DC	00000000				4468	DC	A(0)	end of table			

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT
					4519 *****
					4520 * (other DSECTS needed by SATK)
					4521 *****
					4523 DSECTS PRINT=ON,NAME=(ASA)
					4524+ PUSH PRINT
					4525+ PRINT ON
					4527+ASA DSECT
000000	000000000	000000000	000000	000001	4528+ASBEGIN EQU * Start of absolute/real assigned storage areas
000008	000000000	000000000			4529+IPLPSW DC FD'0' 000 A Initial Program Load Program Status Word
000010	000000000	000000000			4530+IPLCCW1 DC FD'0' 008 A Initial Program Load first Channel Command Word
					4531+IPLCCW2 DC FD'0' 010 A Initial program Load second Channel Command Word
					4532+* RESTART RELATED PROGRAM STATUS WORDS
000018			000018	000000	4533+ ORG ASBEGIN
000000	000000000	000000000			4534+RSTNPSW DC FD'0' 000 R Restart New PSW
000008	000000000	000000000			4535+RSTOPSW DC FD'0' 008 R Restart Old PSW
000010	000000000	000000000			4536+UA0 DC FD'0' 010 R Unassigned Area 0
					4537+* INTERRUPTION OLD PROGRAM STATUS WORD SAVE AREAS
000018	000000000	000000000			4538+EXTOPSW DC FD'0' 018 R External Interrupt Old PSW
000020	000000000	000000000			4539+SVCOPSW DC FD'0' 020 R Supervisor Call Old PSW
000028	000000000	000000000			4540+PGMOPSW DC FD'0' 028 R Program Old PSW
000030	000000000	000000000			4541+MCKOPSW DC FD'0' 030 R Machine Check Old PSW
000038	000000000	000000000			4542+IOOPSW DC FD'0' 038 R Input/Output Old PSW
					4543+* System/360 or System/370 Basic Control Mode INTERRUPTION INFORMATION
000040			000040	00001A	4544+ ORG EXTOPSW+2
00001A	0000				4545+BCEXTCOD DC H'0' 01A R External Interruption Code
00001C			00001C	000022	4546+ ORG SVCOPSW+2
000022	0000				4547+BCSVCCOD DC H'00' 022 R Supervisor Call Interruption Code
000024			000024	00002A	4548+ ORG PGMOPSW+2
00002A	0000				4549+BCPGMCOD DC H'0' 02A R Program Interruption Code
00002C			00002C	000032	4550+ ORG MCKOPSW+2
000032	0000				4551+BCMCKCOD DC H'0' 032 R Machine Check Interruption Code
000034			000034	00003A	4552+ ORG IOOPSW+2
00003A	0000				4553+BCIOCOD DC H'0' 03A R Input/Output Interruption Code (Device CCUU)
00003C			00003C	000040	4554+ ORG **4
					4555+* CHANNEL-BASED INPUT/OUTPUT INTERRUPT RELATED
000040	000000000	000000000			4556+CSW DC FD'0' 040 R Channel Status Word
000048					4557+CAW DC 0F'0' 048 R Channel Address Word
000048	00				4558+CAWKEY DC X'00' 048 R Channel Storage Key (bits 0-3)
			000008	000001	4559+CAWSUSP EQU X'08' 048 R Suspend Control (bit 4)
000049	0000000				4560+CAWADDR DC AL3(0) 049 R Channel Command Address
00004C	000000000				4561+UA1 DC F'0' 04C R Unassignend Area 1
					4562+* MISCELANEOUS AREAS
000050	000000000				4563+TIMER DC F'0' 050 R System/360 and System/370 Interval Timer
000054	000000000				4564+TTDES DC F'0' 054 R System/370 Trace-Table-Designation
					4565+* INTERRUPTION NEW PROGRAM STATUS WORD AREAS
000058	000000000	000000000			4566+EXTNPSW DC FD'0' 058 R External New PSW
000060	000000000	000000000			4567+SVCNPSW DC FD'0' 060 R Supervisor Call New PSW
000068	000000000	000000000			4568+PGMNPSW DC FD'0' 068 R Program New PSW
000070	000000000	000000000			4569+MCKNPSW DC FD'0' 070 R Machine Check New PSW
000078	000000000	000000000			4570+IONPSW DC FD'0' 078 R Input/Output New PSW
					4571+* System/360 Diagnostic Scanout Area

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
000080				4572+SCANOUT DS 0X 080 A System/360 Diagnostic Scanout Area	
		000000	000001	4573+SCANOUTL EQU *-SCANOUT	System/360 Diagnostic Scanout Area Length
				4574+* EXTERNAL INTERRUPTION INFORMATION	
000080		000080	000080	4575+ ORG ASBEGIN+X'80'	
000080	000000000			4576+EXTIPARM DC F'0'	080 R External-interruption Parameter
000084	0000			4577+EXTCPUAD DC H'0'	084 R External-interruption CPU Address
000086	0000			4578+EXTICODE DC H'0'	086 R External-interruption Code
				4579+* SUPERVISOR CALL INTERRUPTION INFORMATION	
000088				4580+SVCIID DC 0F'0'	088 R Supervisor-Call Interruption Identification
000088	00			4581+ DC X'00'	088 R not-used - zeros stored
000089	00			4582+SVCIIILC DC X'00'	089 R Supervisor-Call instruction length code
		00000C	000001	4583+SVCIIILCM EQU B'00001100'	Supervisor-Call ILC mask, zeros stored in other bits
00008A	0000			4584+SVCICODE DC H'0'	08A R Supervisor-Call Interruption Code
				4585+* PROGRAM INTERRUPTION INFORMATION	
00008C				4586+PGMIID DC 0F'0'	08C R Program-interruption identification
00008C	00			4587+ DC X'00'	08C R not-used - zeros stored
00008D	00			4588+PGMIILC DC X'00'	08D R Program instruction length code
		00000C	000001	4589+PGMIILCM EQU B'00001100'	Progrtam ILC mask, zeros stored in other bits
00008E	0000			4590+PGMICODE DC H'0'	08E R Program Interruption Code
000090				4591+PGMDXC DC 0F'0'	090 R Data-Exception Code
000090	000000000			4592+PGMTRX DC F'0'	090 R Translation-Exception Identification
000094				4593+MONCLS DC 0H'0'	094 R Monitor-Class Number
000094	00			4594+ DC X'00'	094 R not-used - zeros stored
000095	00			4595+MONNUMBR DC X'00'	095 R Monitor-Class Number stored
000096	00			4596+PERCODE DC X'00'	096 R Program-Event-Recording Code
		0000F0	000001	4597+PERCODMK EQU B'11110000'	Program-Event-Recordind Code mask in bits 0-3
000097	00			4598+ DC X'00'	097 R PER Code not used - zeros stored
000098	000000000			4599+PERADDR DC F'0'	098 R PER Address
00009C	000000000			4600+MONCODE DC F'0'	09C R Monitor Event Code in bytes 1-3, zeros in byte 0
0000A0	00			4601+PGMACCID DC X'00'	0A0 R Exception access identification
0000A1	00			4602+PERACCID DC X'00'	0A1 R PER access identification
0000A2	00			4603+MPGACCID DC X'00'	0A2 R MOVE PAGE Operand access identification
0000A3				4604+SSARCHMD DC 0X'00'	0A3 A Store Status Architectural Mode Identification
0000A3	00			4605+MKARCHMD DC X'00'	0A3 R Machine-Check Architectural Mode Identification
0000A4	000000000			4606+UA2 DC F'0'	0A4 R Unused area
				4607+* z/Architecture PROGRAM INTERRUPTION INFORMATION	
0000A8	000000000 000000000			4608+ZPGMTRX DC FD'0'	0A8 R Translation Exception information
0000B0	000000000 000000000			4609+ZMONCODE DC FD'0'	0B0 R Monitor Code
				4610+* System/370 CHANNEL INPUT/OUTPUT INFORMATION	
0000B8		0000B8	0000A8	4611+ ORG ASBEGIN+X'A8'	
0000A8	000000000			4612+CHANID DC F'0'	0A8 R System/370 STORE CHANNEL ID location
0000AC	000000000			4613+IOELADDR DC F'0'	0AC R System/370 I/O Extended Logout Address
0000B0	000000000			4614+LCHANLOG DC F'0'	0B0 R System/370 Limited Channel Logout Area
0000B4	000000000			4615+UA3 DC F'0'	0B4 R unused by System/370
0000B8	00			4616+UA4 DC X'00'	0B8 R unused by System/370
0000B9	00			4617+MEASUREB DC X'00'	0B9 R System/370 Measurement Byte
0000BA	0000			4618+IOICODE DC H'0'	0BA R System/370 Input/Output Interruption Device Address
				4619+* CHANNEL SUBSYSTEM INPUT/OUTPUT INFORMATION	
0000BC		0000BC	0000B8	4620+ ORG ASBEGIN+X'B8'	
0000B8	000000000			4621+IOSSID DC F'0'	0B8 R Channel subsystem-identification word
0000BC	000000000			4622+IOIPARM DC F'0'	0BC R Channel subsystem I/O Interruption parameter
0000C0	000000000			4623+IOIID DC F'0'	0C0 R Channel subsystem I/O Interruption Identification

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000C4	00000000			4624+PCFETO	DC	A(0)	0C4 R	ESA/390 PROGRAM CALL FAST Entry Table Origin
0000C8	00000000			4625+STFLDATA	DC	F'0'	0C8 R	STORE FACILITY LIST storage area
0000CC	00000000 00000000			4626+UA5	DC	XL8'00'	0CC R	unused area
				4627+* MACHINE-CHECK INTERRUPTION INFORMATION				
0000D4	00000000			4628+MKXSAA	DC	F'0'	0D4 R	Machine-Check Extended Save Area Address
0000D8	00000000 00000000			4629+MKCPUTIM	DC	FD'0'	0D8 R	Machine-Check CPU timer save area
0000E0	00000000 00000000			4630+MKCLKCMP	DC	FD'0'	0E0 R	Machine-Check clock comparator save area
0000E8	00000000			4631+MKICODE	DC	F'0'	0E8 R	Machine-Check interruption code
0000EC	00000000 00000000			4632+UA6	DC	XL8'00'	0EC R	unused area
0000F4	00000000			4633+MKDMGCOD	DC	F'0'	0F4 R	Machine-Check external damage code
0000F8				4634+ZMKFAILA	DC	0FD'0'	0F8 R	Machine-Check failing storage address
0000F8	00000000			4635+MKFAILA	DC	F'0'	0F8 R	Machine-Check failing storage address
0000FC	00000000			4636+MKMODEL	DC	F'0'	0FC R	Machine-Check model dependent information
000100	00000000 00000000			4637+MKLOGOUT	DC	4F'0'	100 R	ESA machine-check fixed logout area
000110		000110	000100	4638+	ORG	ASBEGIN+X'100'		
000100	00000000 00000000			4639+ZEMONCTR	DC	AD(0)	100 R	Enhanced-Monitor Counter-Array Origin
000108	00000000			4640+ZEMONSIZ	DC	F'0'	108 R	Enhanced-Monitor Counter-Array Size
00010C	00000000			4641+ZEMONCNT	DC	F'0'	10C R	Enhanced-Monitor Exception Count
000110	00000000 00000000			4642+ZBRKADDR	DC	AD(0)	110 R	Breaking-Event Address
000118	00000000 00000000			4643+UA7	DC	FD'0'	118 R	unused area
000120	00000000 00000000			4644+MKARS	DC	16F'0'	120 R	Machine-Check access register save area
000160		000160	000100	4645+	ORG	ASBEGIN+X'100'		
000100	00000000 00000000			4646+MCKLOG	DC	24F'0'	100 R	System/370, 370-XA machine-Check fixed logout area.
000160	00000000 00000000			4647+MKFPRS	DC	4D'0'	160 R	Machine-Check floating point register save area
000180	00000000 00000000			4648+NKGRS	DC	16F'0'	180 R	Machine-Check general register save area
0001C0	00000000 00000000			4649+MKCRS	DC	16F'0'	1C0 R	Machine-Check control register save area
				4650+* STORE/STATUS SAVE AREAS				
000200		000200	0000D4	4651+	ORG	ASBEGIN+X'D4'		
0000D4	00000000			4652+SSXSAA	DC	A(0)	0D4 A	Store Status Extended Save Area Address
0000D8	00000000 00000000			4653+SSCPUTIM	DC	FD'0'	0D8 A	CPU Timer save area
0000E0	00000000 00000000			4654+SSCLKCMP	DC	FD'0'	0E0 A	Clock-Comparator save area
0000E8		0000E8	000100	4655+	ORG	ASBEGIN+X'100'		
000100	00000000 00000000			4656+SSPSW	DC	FD'0'	100 A	Program-Status Word save area
000108	00000000			4657+SSPREFIX	DC	F'0'	108 A	Prefix save area
00010C	00000000			4658+SSMODEL	DC	F'0'	10C A	Model-dependent save area
000110		000110	000120	4659+	ORG	ASBEGIN+X'120'		
000120	00000000 00000000			4660+SSARS	DC	16F'0'	120 A	Access-register save area
000160	00000000 00000000			4661+SSFPRS	DC	4D'0'	160 A	Floating-point register save area
000180	00000000 00000000			4662+SSGRS	DC	16F'0'	180 A	General register save area
0001C0	00000000 00000000			4663+SSCRS	DC	16F'0'	1C0 A	Control register save area
				4664+* z/Architecture OLD PROGRAM STATUS WORDS				
000200		000200	000120	4665+	ORG	ASBEGIN+X'120'		
000120	00000000 00000000			4666+ZRSTOPSW	DC	XL16'00'	120 R	Restart Old PSW
000130	00000000 00000000			4667+ZEXTOPSW	DC	XL16'00'	130 R	External Old PSW
000140	00000000 00000000			4668+ZSVCOPSW	DC	XL16'00'	140 R	Supervisor-Call Old PSW
000150	00000000 00000000			4669+ZPGMOPSW	DC	XL16'00'	150 R	Program Old PSW
000160	00000000 00000000			4670+ZMCKOPSW	DC	XL16'00'	160 R	Machine-Check Old PSW
000170	00000000 00000000			4671+ZIOOPSW	DC	XL16'00'	170 R	Input-Output Old PSW
000180	00000000 00000000			4672+UA8	DC	XL32'00'	180 R	z/Architecture unused area
				4673+* z/Architecture NEW PROGRAM STATUS WORD AREAS				
0001A0	00000000 00000000			4674+ZRSTNPSW	DC	XL16'00'	1A0 R	Restart New PSW
0001B0	00000000 00000000			4675+ZEXTNPSW	DC	XL16'00'	1B0 R	External New PSW

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
SSCPUTIM	F	000000D8	8	4653				
SSCRS	F	000001C0	4	4663				
SSFPRS	D	00000160	8	4661				
SSGRS	F	00000180	4	4662				
SSMODEL	F	0000010C	4	4658				
SSPREFIX	F	00000108	4	4657				
SSPSW	F	00000100	8	4656				
SSXSAA	A	000000D4	4	4652				
STFLDATA	F	000000C8	4	4625				
SUBDWORD	I	00000E5C	4	4275	4208	4261		
SUBDWSAV	D	00000E80	8	4288	4275	4285		
SUBTEST	X	00000401	1	3597	3584			
SVCICODE	H	0000008A	2	4584				
SVCIID	F	00000088	4	4580				
SVCIILC	X	00000089	1	4582				
SVCIILCM	U	0000000C	1	4583				
SVCNPSW	F	00000060	8	4567				
SVCOPSW	F	00000020	8	4539	4546			
TEST91	I	00000528	4	3613	3572			
TESTADDR	D	00000400	8	3595				
TESTNUM	X	00000400	1	3596	3581	3623		
TICKSAAA	P	00000FA0	8	4363	4213	4216		
TICKSBBB	P	00000FA8	8	4364	4214	4218		
TICKSTOT	P	00000FB0	8	4365	4216	4217	4218	4221
TIMEOPT	X	00000408	1	3600	3578	3613		
TIMER	F	00000050	4	4563				
TNUM	X	00000000	1	4377	3622			
TRTE2TST	J	00000000	801758	3512	3515	3522	3530	3532
TRTENEXT	U	00000034	1	4400	4191			
TRTEPERF	A	00001008	4	4409	3616			
TRTETEST	4	00000000	52	4376	3617			
TRT01L0	X	000015E0	4	4482				
TRT01L11	X	00001DE0	4	4484				
TRT01LF0	X	000025E0	4	4486	4447	4459		
TRTOP10	X	000010E0	4	4474				
TRTOP111	X	000011E0	4	4476				
TRTOP1F0	X	000012E0	4	4478				
TRTOP1F1	X	000013E0	4	4480	4423	4435		
TRTOP20	X	00002DE0	1	4493				
TRTOP211	X	00022EE0	1	4496				
TRTOP2F0	X	00022FE0	1	4498				
TRTOP411	X	000230E0	1	4500				
TRTOP4F0	X	000232E0	1	4502				
TRTOP811	X	000234E0	1	4504				
TRTOP8F0	X	000435E0	1	4507				
TRTOP8F1	X	000636E0	1	4510				
TRTOPCF0	X	000837E0	1	4513	4448	4460		
TRTOPCF1	X	000A39DE	1	4516	4424	4436		
TST91LOP	U	00000532	1	3619	4193			
TTDES	F	00000054	4	4564				
UA0	F	00000010	8	4536				
UA1	F	0000004C	4	4561				

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
UA2	F	000000A4	4	4606	
UA3	F	000000B4	4	4615	
UA4	X	000000B8	1	4616	
UA5	X	000000CC	8	4626	
UA6	X	000000EC	8	4632	
UA7	F	00000118	8	4643	
UA8	X	00000180	32	4672	
ZBRKADDR	A	00000110	8	4642	
ZEMONCNT	F	0000010C	4	4641	
ZEMONCTR	A	00000100	8	4639	
ZEMONSIZ	F	00000108	4	4640	
ZEXTNPSW	X	000001B0	16	4675	
ZEXTOPSW	X	00000130	16	4667	
ZIONPSW	X	000001F0	16	4679	
ZIOOPSW	X	00000170	16	4671	
ZMCKNPSW	X	000001E0	16	4678	
ZMCKOPSW	X	00000160	16	4670	
ZMKFAILA	F	000000F8	8	4634	
ZMONCODE	F	000000B0	8	4609	
ZPGMNPSW	X	000001D0	16	4677	
ZPGMOPSW	X	00000150	16	4669	
ZPGMTRX	F	000000A8	8	4608	
ZRSTNPSW	X	000001A0	16	4674	
ZRSTOPSW	X	00000120	16	4666	
ZSASDISP	U	000011C0	1	4680	
ZSVCNPSW	X	000001C0	16	4676	
ZSVCOPSW	X	00000140	16	4668	
=AL2(L'MSGMSG)	R	00000F6A	2	4347	4300
=CL5'TRTE'	C	00000F6C	5	4348	4185
=F'0'	F	00000F60	4	4344	4192
=F'1'	F	00000F64	4	4345	4281
=H'0'	H	00000F68	2	4346	4295
=P'4294967296'	P	00000F71	6	4349	4217

ASMA Ver. 0.2.1		TRTE-02-performance (Test TRTE instructions)			08 Oct 2022 13:18:57		Page	29
MACRO	DEFN	REFERENCES						
ANTR	146							
APROB	278							
ARCHIND	438	3468						
ARCHLVL	579	3467						
ASAIPL	705	3528						
ASALOAD	785	3511						
ASAREA	840	4526						
ASAZAREA	1025							
CPUWAIT	1108							
DSECTS	1434	4523						
DWAIT	1637	4329	4334					
DWAITEND	1694	4328						
ENADEV	1702							
ESA390	1802							
IOCB	1813							
IOCBDS	1989							
IOFMT	2023							
IOINIT	2361							
IOTRFR	2402							
ORB	2450							
POINTER	2639							
PSWFMT	2667							
RAWAIT	2801							
RAWIO	2897							
SIGCPU	3055							
SMMGR	3113							
SMMGRB	3213							
TRAP128	3262							
TRAP64	3239	3513	3516					
TRAPS	3275							
ZARCH	3349							
ZEROH	3361							
ZEROL	3389							
ZEROLH	3417							
ZEROLL	3440							

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	801758	00000-C3BDD	00000-C3BDD
Region	CODE	801758	00000-C3BDD	00000-C3BDD
CSECT	TRTE2TST	801758	00000-C3BDD	00000-C3BDD

STMT	FILE NAME
------	-----------

```
1 /devstor/dev/satk/samples/tests/TRTE-02-performance.asm
2 /home/tn529/dev/satk/srcasm/satk.mac
```

```

** NO ERRORS FOUND **

```