ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE instructions)	13 Oct 2022 15:32:45 Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				_	**********	*********	
				3 4	* *	ts	
				5 6	* *	e ( ( -et-al Test	
				7	* modified to only test	the Performance	
				8 9	*		
				10 11		om the Hercules Binary tion Package by Stephen R. Orso	
				12 13	S	· , ,	
				14	* ** IMPOR	TANT! **	
				15 16		*****	
				17 18		rcules Diagnose X'008' interface nd thus your .tst runtest script	
				19	* MUST contáin a "DIAG8	CMD ENABLE" statement within it!	
				20 21			
				22	************	**********	
				<b>2</b> /.	***********		
				25	*		
				26 27		uction tests	
				28 29	**************************************	**********	
				30	* This program ONLY tests the perfo	rmance of the TRTRE	
				31 32	* Tests:		
				33 34		R2,R4,12 ' 128K in length.	
				35 36	*	argument length of 2 bytes.	
				37	* M3=12 requires page c	rossover tests for both FC and	
				38 39	Ų.	the worst performance compared to e and operand contained within	
				40 41	* a page. The test shou	ld provide a lower bound on	
				42	*		
				43 44	* 2. TRTRE of 512 bytes	that crosses a page boundary,	
				45 46		CC=3, and a branch back TRE instruction.	
				47 48	* 3. TRTRE of 2048 byte		
				49	*	CC=3, and a branch back	
				50 51		IKE INSTRUCTION	
				52	************	**********	
				54	***********	********	
				55			

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test T	RTRE instructions)	13 Oct 2022 15:32:45 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				56 * 57 *	Example Hercules	Testcase:
				58 *		
				59 * 60 *	mainsize	RTRE-02-performance (Test TRTRE instructions) 16
				61 * 62 *	numcpu sysclear	1
				63 *	archlvl	z/Arch
				64 * 65 *	loadcore	"\$(testpath)/TRTRE-02-performance.core" 0x0
				66 * 67 *	diag8cmd	enable # (needed for messages to Hercules console)
				68 * 69 *	#r runtest	enable # (needed for messages to Hercules console) 408=ff # (enable timing tests) 200
				70 *	diag8cmd	disable # (reset back to default)
				71 * 72 *	*Done	
				73 * 74 *		
					******	***********

ASMA Ver.	0.2.1		TRTRE-02-po	erformance	(Test	TRTRE instruc	tions)	13 Oct 2022 15:32:45 Page	3
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					78	* ******	Low Core Definiti	************* ONS ***********	
00000000			00000000 00000000	000C3C15		TRTRE2TST STAR	T 0 TRTRE2TST,R0	Low core addressability	
00000000 000001A0 000001A8	00000001 00000000		00000000	000001A0	84 85 86	ORG DC DC	TRTRE2TST+X'1A0' X'0000000180000000 AD(BEGIN)	z/Architecure RESTART PSW	
000001B0 000001D0 000001D8	00020001 00000000		000001B0	000001D0	88 89 90	ORG DC DC	TRTRE2TST+X'1D0' X'0002000180000000 AD(X'DEAD')	z/Architecure PROGRAM CHECK PSW	
000001E0			000001E0	00000200	92	ORG	TRTRE2TST+X'200'	Start of actual test program	

ASMA Ver.	0.2.1	TRTRE-02-performance	(Test TRTRE instructions) 13 Oct 2022 15:32:45 Page 4
LOC	OBJECT CODE	ADDR1 ADDR2	STMT
			94 ************************************
			97 * 98 * Architecture Mode: 370
			99 * Register Usage: 100 *
			101 * R0 (work) 102 * R1 (work)
			103 * R2 (work) or MSG subroutine call 104 * R3 (work)
			105 * R4 (work) 106 * R5 TRTRETEST Base (of current test) 107 * R5-R7 (work)
			108 * R8 (work) 109 * R9 Second base register 110 * R10-R12 (work)
			111 * R13 First base register 112 * R14 Subroutine call 113 * R15 Secondary Subroutine call or work
			114 * 115 *********************************
00000200 00000200		00000200 00001200	117 USING BEGIN,R13 FIRST Base Register 118 USING BEGIN+4096,R9 SECOND Base Register
00000200 00000202 00000204	05D0 06D0 06D0		120 BEGIN BALR R13,0 Initalize FIRST base register 121 BCTR R13,0 Initalize FIRST base register 122 BCTR R13,0 Initalize FIRST base register
	4190 D800 4190 9800	00000800 00000800	124 LA R9,2048(,R13) Initalize SECOND base register 125 LA R9,2048(,R9) Initalize SECOND base register
			127 * 128 ** Run the performance tests 129 *
0000020E	45E0 D328	00000528	130 BAL R14,TEST91 Time TRTRE instruction (speed test)

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test TRTRE i	nstruc	tions)	13 Oct 2022 15:32:45 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				133 *	Test	for normal	**************************************
00000212 00000216	95FF D208 4770 DD80		00000408 00000F80	136 137	CLI BNE	TIMEOPT,X'	FF' Was this a timing run? No, timing run; just go end normally
0000021A 0000021E	95FC D200 4770 DD98		00000400 00000F98	139 140	CLI BNE	TESTNUM,X' FAILTEST	FC' Did we end on expected test? No?! Then FAIL the test!
00000222 00000226	9599 D201 4770 DD98		00000401 00000F98	142 143	CLI BNE	SUBTEST,X'	99' Did we end on expected SUB-test? No?! Then FAIL the test!
0000022A	47F0 DD80		00000F80	145	В	ЕОЈ	Yes, then normal completion!
				147 ****** 148 *			**************************************
				149 ******	*****	*****	************
0000022E		0000022E	00000400	151 152	ORG	BEGIN+X'20	0'
00000400				153 TESTADDR		0D	Where test/subtest numbers will go
00000400 00000401	99 99			154 TESTNUM 155 SUBTEST		X'99' X'99'	Test number of active test Active test sub-test number
00000408 00000408	00			157 158 TIMEOPT	DS DC	0D X'00'	Set to non-zero to run timing tests
00000410				160	DS	0D	
00000410 00000420 00000424	00000000 00000000 00000000 00000000			161 SAVE1T4 162 SAVER2 163 SAVER5	DC DC DC	4F'0' F'0' F'0'	
00000428		00000428	00000528	165	ORG	*+X'100'	
00000420		00000420	00000020	103	ONU	V TAA	

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE i	nstruc	tions)	13 Oct 2022 15:32:45 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				168	*	TEST9	1	**************************************	
	91FF D208		00000408		TEST91	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
0000052C	078E			172		BZR	R14	No, skip timing tests	
	4150 DE40	0000000	00001040	174		LA	R5,TRTREPERF	Point R5> testing control table	
00000532		0000000		175 176	*	USING	TRTRETEST, R5	What each table entry looks like	
		00000532	00000001	177	TST91L0P		*		
00000532	5050 D224		00000424	178 179	*	ST	R5,SAVER5	save current pref table base	
00000536	4360 5000		00000000	180		IC	R6,TNUM	Set test number	
0000053A	4260 D200		00000400	181 182	.l.	STC	R6,TESTNUM		
				183	**	Initia	alize operand data	(move data to testing address)	
0000053E 00000542	58A0 5018 58B0 5008		00000018 00000008	184 185 186	*	L L	R10,0P1WHERE R11,0P1LEN	Where to move operand-1 data to operand-1 length	
00000546	50B0 501C		00000000000000000000000000000000000000	187		ST	R11, OP1ULN	and save for later	
0000054A	5860 5004		00000004	188		Ļ	R6, OP1DATA	Where op1 data is right now	
	5870 5008 0EA6		00000008	189 190		MVCL	R7,OP1LEN R10,R6	How much of it there is	
				191	*		•		
00000554 00000558	58A0 5014 58B0 5010		00000014 00000010	192 193		L	R10,0P2WHERE R11,0P2LEN	Where to move operand-2 data to How much of it there is	
0000055C	5860 500C		0000000C	194		Ļ	R6,ÓP2DATA	Where op2 data is right now	
00000560 00000564	5870 5010 0EA6		00000010	195 196		MVCL	R7,OP2LEN R10,R6	How much of it there is	
							·		
00000566			00000014	198		LM	R1,R4,OPSWHERE	get TRTRE input; set OP addr to end	
0000056A 0000056C				199 200		AR BCTR	R2,R3	add OP length M3=12 so op addr -2	
	0620			201		BCTR		M3-12 SO OP addr -2	
00000570	9014 DB90		00000D90	202 203	*	STM	R1,R4,OPSPERF	save for preformance test	
				204 205	**	Next,	time the overhead	l	
	5870 DDB4		00000FB4	206		L	R7,NUMLOOPS		
00000578 0000057C	B205 DDB8		00000FB8 00000410	207 208		STCK STM	BEGCLOCK R1,R4,SAVE1T4		
	0560		00000410	209		BALR			
	9814 DB90		00000D90	211			R1,R4,OPSPERF	get TRTRE operands	
	4710 D382		00000582	212		ВС	B'0001',*-4	not finished	
0000058A 0000058E			00000D90 00000592	213 214		LM BC	R1,R4,OPSPERF B'0001',*+4		
				215 216	*	PRINT	OFF		
00000892	9814 DB90		00000D90	411 412		PRINT LM	ON R1,R4,OPSPERF		
00000896	4710 D69A		0000089A	413		BC	B'0001',*+4		
0000089A	9814 DB90		00000D90	414		LM	R1,R4,OPSPERF		

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test TRTRE :	instruc	tions)	13 Oct 2022 15:32:45 Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000089E	4710 D6A2		000008A2	415 416 *	ВС	B'0001',*+4		
000008A2 000008A4	0676 B205 DDC0		00000FC0	417 418	BCTR STCK			
000008A8 000008AC	45F0 DC30 D207 DDD0 DDC8	00000FD0	00000E30 00000FC8	419 420 421 *	BAL MVC	R15, CALCDUR OVERHEAD, DURATION		
				422 ** 423 *	Now do	o the actual timing	run	
000008B2 000008B6	5870 DDB4 B205 DDB8		00000FB4 00000FB8	424 425		R7,NUMLOOPS BEGCLOCK		
000008BA 000008BC	9814 DB90		00000D90	426 427 * 428	BALR LM	R6,0 R1,R4,OPSPERF	Load TRTRE operands	
000008C0 000008C4 000008C8	B9BD C024 4710 D6C0 9814 DB90		00000BC0 00000D90	429 430 431		R2,R4,12 B'0001',*-4 R1,R4,OPSPERF	do TRTRE not finished? Load TRTRE operands	
000008CC 000008D0	B9BD C024 4710 D6CC		00000B30	432 433 434 *	TRTRE BC	R2,R4,12 B'0001',*-4	do TRTRE not finished?	
				435 734	PRINT PRINT	ON		
00000D4C 00000D50	9814 DB90 B9BD C024		00000D90	735 736	LM TRTRE	R1,R4,OPSPERF R2,R4,12		
00000D54 00000D58	4710 DB50 9814 DB90		00000D50 00000D90	737 738	BC LM	B'0001',*-4 R1,R4,OPSPERF		
00000D5C 00000D60	B9BD C024 4710 DB5C		00000D5C	739 740		RŹ,RÁ,12 B'0001',*-4		
00000D64 00000D66	0676 B205 DDC0		00000FC0	742 743	BCTR STCK			
00000000	BZ03 BBC0		000001 C0	743	SICK	LNDCLOCK		
00000D6A	9814 D210		00000410	745	LM	R1,R4,SAVE1T4		
	D204 DE11 DDA8 45F0 DBB0	00001011	00000FA8 00000DB0	746 747 748 *	MVC BAL	PRTLINE+33(5),=CL5 R15,RPTSPEED	'IRIRE'	
				749 * more 750 *	perform	mance tests?		
00000D78 00000D7C	5850 D224 4150 5034		00000424 00000034	751 752	L LA	R5,SAVER5 R5,TRTRENEXT	restore perf table base Go on to next table entry	
00000D80	D503 DD9C 5000 4770 D332	00000F9C	00000034 00000000 00000532	753 754	CLC BNE	=F'0',0(R5) TST91LOP	End of table? No, loop	
00000D8A				755	BR	R14	Return to caller or FAILTEST	
00000D90	00000000 00000000			757 OPSPERF	DS	4D	Performance test R1-R4	

ASMA Ver.	0.2.1	TRTRE-02-pe	erformance	(Test TRTRE in	struc	tions)	13 Oct 2022 15:32:45 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				760 *	RPTSP	EED	**************************************
00000DB0 00000DB4	50F0 DC18 5050 DC1C		00000E18 00000E1C	763 RPTSPEED 764 765 *	ST ST	R15,RPTSAVE R5,RPTSVR5	Save return address Save R5
00000DB8	45F0 DC30		00000E30	766	BAL	R15,CALCDUR	Calculate duration
00000DBC 00000DC0 00000DC4 00000DC8	4150 DDD0 4160 DDC8 4170 DDC8 45F0 DC84		00000FD0 00000FC8 00000FC8 00000E84	767 * 768 769 770 771 772 *	LA LA LA BAL	R5,OVERHEAD R6,DURATION R7,DURATION R15,SUBDWORD	Subtract overhead From raw timing Yielding true instruction timing Do it
00000DCC 00000DD0	98AB DDC8 8CA0 000C		00000FC8 0000000C	772 ^ 773 774 775 *	LM SRDL	R10,R11,DURATION R10,12	Convert to microseconds
00000DD4 00000DD8	4EA0 DDD8 4EB0 DDE0		00000FD8 00000FE0	776 777 778 *	CVD CVD	R10,TICKSAAA R11,TICKSBBB	convert HIGH part to decimal convert LOW part to decimal
00000DDC 00000DE2 00000DE8	F877 DDE8 DDD8 FC75 DDE8 DDAD FA77 DDE8 DDE0	00000FE8 00000FE8 00000FE8	00000FD8 00000FAD 00000FE0	779 780 781	ZAP MP AP	TICKSTOT, TICKSAAA TICKSTOT, = P'4294967 TICKSTOT, TICKSBBB	Calculate 7296'decimal microseconds
00000DEE 00000DF4	D20B DE1B DE34 DE0B DE1B DDEB	0000101B 0000101B	00001034 00000FEB	782 * 783 784	MVC ED	PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	
				706			
				786 * 787 * 788 *		_	r Message to console
00000E02	9002 DC20 4100 0044 4110 DDF0		00000E20 00000044 00000FF0	789 790 791	STM LA LA	R0,R2,RPTDWSAV R0,PRTLNG R1,PRTLINE	save regs used by MSG message length messagfe address
	4520 DCB8 9802 DC20		00000EB8 00000E20	792 793	BAL LM	R2,MSG R0,R2,RPTDWSAV	call Hercules console MSG display restore regs
00000E0E 00000E12 00000E16	5850 DC1C 58F0 DC18 07FF		00000E1C 00000E18	795 796 797	L L BR	R5,RPTSVR5 R15,RPTSAVE R15	Restore R5 Restore return address Return to caller
00000E18 00000E1C	00000000 0000000			799 RPTSAVE 800 RPTSVR5	DC DC	F'0' F'0'	R15 save area R5 save area
00000E20	00000000 00000000			802 RPTDWSAV	DC	2D'0'	R0-R2 save area for MSG call

ASMA Ver.	0.2.1	TRTRE-02-performance	(Test	TRTRE i	nstruc	tions)	13 Oct 2022 15:32:45 Page	9
LOC	OBJECT CODE	ADDR1 ADDR2	STMT					
			804 805		CALCD		**************************************	
							*********	
00000E30	50F0 DC74	00000E74	000	CALCDUD	СТ	D1E CALCDET	Save return address	
00000E34	9057 DC78	00000E74	809	CALCDUR	STM	R15,CALCRET R5,R7,CALCWORK	Save return address Save work registers	
			810	*		, ,		
00000E38 00000E3C	9867 DDB8 8C60 0006	00000FB8 00000006	811 812		LM SRDL	R6,R7,BEGCLOCK R6,6	Remove CPU number from clock value	
00000E3C	8D60 0006	0000006	813		SLDL	R6,6	п	
00000E44	9067 DDB8	00000FB8	814		STM	R6,R7,BEGCLOCK	"	
00000E48	9867 DDC0	00000FC0	815 816	*	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value	
00000E4C	8C60 0006	0000006	817		SRDL	R6,6	"	
00000E50	8D60 0006	00000006	818		SLDL	R6,6	II II	
00000E54	9067 DDC0	00000FC0	819 820	*	STM	R6,R7,ENDCLOCK	"	
00000E58	4150 DDB8	00000FB8	821		LA	R5,BEGCLOCK	Starting time	
00000E5C	4160 DDC0	00000FC0	822		LA	R6, ENDCLOCK	Ending time	
00000E60 00000E64	4170 DDC8 45F0 DC84	00000FC8 00000E84	823 824		LA BAL	R7,DURATION R15,SUBDWORD	Difference Calculate duration	
			825	*		•		
00000E68 00000E6C	9857 DC78 58F0 DC74	00000E78 00000E74	826 827		LM	R5,R7,CALCWORK R15,CALCRET	Restore work registers Restore return address	
00000E70	07FF	00000E74	828		L BR	R15, CALCRET	Return to caller	
0000057/	0000000		020	CALCDET	D.C	E101	D45	
00000E74 00000E78	00000000 00000000 00000000			CALCRET CALCWORK		F'0' 3F'0'	R15 save area R5-R7 save area	
							**************************************	
			834 835		SUBDW R5		Subtract two doublewords> minuend, R7> result	
							**********	
00000F84	9014 DCA8	00000EA8	838	SUBDWORD	STM	R1,R4,SUBDWSAV	Save registers	
00000004	JUIT DEAU	OOOOLAG	839		J114	KI, KI, SODDIISAV	Save registers	
		0000000	840		LM	R1,R2,0(R5)	Subtrahend (value to subtract)	
	9834 6000 1F42	00000000	841 842		LM SLR	R3,R4,0(R6) R4,R2	Minuend (what to subtract FROM) Subtract LOW part	
00000E92	47B0 DC9A	00000E9A	843		BNM	*+4+4	(branch if no borrow)	
00000E96 00000E9A	5F30 DDA0	00000FA0	844 845		SL SLR	R3,=F'1'	(otherwise do borrow)	
	9034 7000	0000000	845		STM	R3,R1 R3,R4,0(R7)	Subtract HIGH part Store results	
			847	*				
00000EA0 00000EA4	9814 DCA8 07FF	00000EA8	848 849		LM BR	R1,R4,SUBDWSAV R15	Restore registers Return to caller	
							Recalli to catter	
00000EA8	00000000 00000000		851	SUBDWSAV	DC	2D'0'	R1-R4 save area	

ASMA Ver.	0.2.1	TRTRE-02-perfo	ormance (To	est TRTRE i	nstruc	tions)	13 Oct 2022 15:32:45 Page 10
LOC	OBJECT CODE	ADDR1 AD	DDR2 STI	MT			
			8! 8!	54 * 55 *	Issue	HERCULES MESSAGE point R2 = return address	**************************************
00000EB8 00000EBC	4900 DDA4 07D2	000		58 MSG 59	CH BNHR	R0,=H'0' R2	Do we even HAVE a message? No, ignore
00000EBE	9002 DCF0	000	000EF0 80	61	STM	R0,R2,MSGSAVE	Save registers
00000EC2	4900 DDA6			63	СН	R0,=AL2(L'MSGMSG)	Message length within limits?
00000EC6 00000ECA	47D0 DCCE 4100 005F			64 65	BNH LA	MSGOK R0,L'MSGMSG	Yes, continue No, set to maximum
00000ED0	1820 0620 4420 DCFC	000	80	67 MSGOK 68 69	LR BCTR EX	R2,R0 R2,0 R2,MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 DD02			71 72	LA LA	R2,1+L'MSGCMD(,R2) R1,MSGCMD	Calculate true command length Point to true command
00000EDE 00000EE2	83120008 4780 DCE8	000		74 75	DC BZ	X'83',X'12',X'0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000EE6	0000	000		76	DC	H'0'	CRASH for debugging purposes
	9802 DCF0	000		78 MSGRET	LM	R0,R2,MSGSAVE	Restore registers
00000EEC	07F2		87	79	BR	R2	Return to caller
00000EF0 00000EFC	00000000 00000000 D200 DD0B 1000	00000F0B 000		81 MSGSAVE 82 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
00000F02	D4E2C7D5 D6C8405C		88	84 MSGCMD	DC	C'MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
00000F0B	40404040 40404040			85 MSGMSG	DC	CL95' '	The message text to be displayed

ASMA Ver.	0.2.1	TRTRE-02-performance	(Test	TRTRE	instruc	tions)	13 Oct 2022 15:32:45 Page	11
LOC	OBJECT CODE	ADDR1 ADDR2	STMT					
			887 888				**************************************	
					*****	******	**************************************	
00000F70	00020001 80000000		891	EOJPSW	DC	0D'0',X'0002	000180000000',AD(0)	
00000F80	B2B2 DD70	00000F70	893	ЕОЈ	LPSWE	EOJPSW	Normal completion	
00000F88	00020001 80000000		895	FAILPSW	DC	0D'0',X'0002	000180000000',AD(X'BAD')	
00000F98	B2B2 DD88	00000F88	897	FAILTES	T LPSWE	FAILPSW	Abnormal termination	

ASMA Ver.	0.2.1		TRTRE-02-p	erformance	(Test	TRTRE i	instruct	tions)	13 Oct 2022 15:32:45 Page 12
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					900	<b></b>		L -L	********
					900			ng Storage	*********
					901	*****	*****	*****	********
00000F9C	0000000				903		LTORG	,	Literals pool
00000F9C 00000FA0	00000000 00000001				904 905			=F'0' =F'1'	
00000FA4	0000				906			=H'0'	
00000FA6 00000FA8	005F E3D9E3D9	C5			907 908			=AL2(L'MSGMSG) =CL5'TRTRE'	
	04294967				909			=P'4294967296'	
			00000400	00000001	911	К	EQU	1024	One KB
			00001000	00000001	912	PAGE	EQU	(4*K)	Size of one page
			00010000 00100000	00000001 00000001	913 914		EQU EQU	(64*K) (K*K)	64 KB 1 MB
			0010000	0000001			·		
00000FB4	00002710				916	NUMLOOPS	5 DC	F'10000'	10,000 * 100 = 1,000,000
00000FB8	BBBBBBBB					BEGCLOCK		0D'0',8X'BB'	Begin
	EEEEEEEE DDDDDDDDD					ENDCLOCK DURATION		0D'0',8X'EE' 0D'0',8X'DD'	End Diff
	FFFFFFF					OVERHEAD		0D'0',8X'FF'	Overhead
00000FD8	00000000	0000000			022	TICKSAAA	N DC	PL8'0'	Clock ticks high namt
00000FD8	00000000					TICKSHAP		PL8'0'	Clock ticks high part Clock ticks low part
00000FE8	00000000	0000000C			925	TICKSTOT	T DC	PL8'0'	Total clock ticks
00000FF0	40404040	40404040			927	PRTLINE	DC	C' 1,000	,000 iterations of XXXXX'
00001016	40A39696	9240F9F9	00000011	0000000	928		DC	C' took 999,999,	999 microseconds'
00001034	40202020	6B202020	00000044	00000001	929	PRTLNG EDIT	EQU DC	*-PRTLINE X'402020206B2020	206B202120'

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE	instruc	tions)	13 Oct 2022 15:32:45 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				933	*	TRTRE	TEST DSECT	*********
00000000 00000001 00000002 00000003	00 00 00 00				TRTRETES TNUM	ST DSEC DC DC DC DC	T , X'00' X'00' X'00' X'00'	TRTRE table Number  M3 byte stored into TRTRE instruction
00000004 00000008 0000000C 00000010	00000000 00000000 00000000 00000000			943 944	OP1DATA OP1LEN OP2DATA OP2LEN	DC	A(0) F'0' A(0) F'0'	Pointer to Operand-1 data How much data is there - 1 Pointer to FC table data How much data is there - FC Table
00000014 00000018 0000001C 00000020	00000000 00000000 00000000 00000000	00000014	00000001	948 949	OPSWHERE OP2WHERE OP1WHERE OP1WLEN	DC DC	* A(0) A(0) F'0' A(0)	Where FC Table data should be placed Where Operand-1 data should be placed How much data is there - 1 pollute - found FC
00000024	0000000			953	FAILMASH	C DC	A(0)	Failure Branch on Condition mask
00000028 0000002C 00000030	00000000 00000000 00000000			955 956 957 958	* ENDREGS	DC DC DC	A(0) A(0) A(0)	Ending register values Operand 1 address Operand 1 length Function Code
		00000034	00000001	960	TRTRENE	KT EQU	*	Start of next table entry
		AABBCCDD 000000DD	00000001 00000001		REG2PATT		X'AABBCCDD' X'DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE i	nstruc	tions)		13 Oct 2022 15:32:45 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001040		0000000	000C3C15	966 967 968	*	****** TRTRE *****	********** Performace *****	Test data	********************************	
00001040				909	IKIKEPEK	r DC	0A(0)	Start of table		
				971 972 973	*	Check	performance	e tests are valid		
				974 975 976	* *	lests	FC T		1,072 (2 BYTE ARGUMENT) Code is 2 bytes	
				977	*	*****	Note: Op1 l	ength must be a	multiple of 2 *********	
00001040				980	F12T8	DS	0F			
00001040	_			981		DC	X'F8'		Test Num	
	0000 C0			982 983		DC DC	X'00',X'00' X'C0'		M3: A=1,F=1,L=0,=0	
	00001418 00000200			984		DC	A(TRTOP1F1)	,A(512)	Source - Op 1 & length	
0000104C	000A3A16 00020000			985 986	*	DC	A(TRTOPCF1)	,A(2*K64)	Source - FC Table & length Target -	
00001054 00001060 00001064				987 988 989		DC DC DC	A(7*MB+(1*K A(REG2PATT) A(11) CC1		(64)),A(0) FC, Op1, Op1L	
	00910000 00000002			990		DC		(64)),A(2),XL4'F1	1'	
00001074					F12T8A	DS	0 F			
00001074 00001075	F9 0000			993 994		DC DC	X'F9' X'00',X'00'		Test Num	
00001077	C0			995		DC	X'C0'		M3: A=1,F=1,L=0,=0	
00001078 00001080	00001418 00000200 000A3A16 00020000			996 997 998	*	DC DC	A(TRTOP1F1) A(TRTOPCF1)		Source - Op 1 & length Source - FC Table & length Target - FC, Op1, Op1L	
00001088 00001094				999 1000		DC DC	A(7*MB+(3*K A(REG2PATT) A(10) CC1 o		+(3*K64)-127),A(0)	
00001098 0000109C	0000000A 0092FF81 00000002			1001 1002		DC DC		or (C3 (64)-127),A(2),Xl	L4'F1'	
000010A8					F12T11	DS	0F			
000010A8 000010A9	FB 0000			1005 1006		DC DC	X'FB' X'00',X'00'		Test Num	
000010AB	C0			1007		DC	X'C0'		M3: A=1,F=1,L=0,=0	
000010AC 000010B4	00002618 00000800 00083818 00020000			1008 1009 1010	*	DC DC	A(TRT01LF0) A(TRT0PCF0)		Source - Op 1 & length Source - FC Table & length Target -	

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE	instruc	tions)		13 Oct 2022 15:32:45	Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
000010BC 000010C8 000010CC 000010D0	00760000 00960000 AABBCCDD 0000000B 00960000 00000002			1011 1012 1013 1014		DC DC DC DC	A(7*MB+(6*K64)), A(REG2PATT) A(11) CC1 A(9*MB+(6*K64)),		64)),A(0) FC, Op1, Op1L		
000010DC 000010DC 000010DD	FC 0000			1016 I 1017 1018	-12T11A	DS DC DC	0F X'FC' X'00',X'00'		Test Num		
000010DF 000010E0 000010E8	C0 00002618 00000800 00083818 00020000			1019 1020 1021		DC DC DC	X'C0' A(TRTO1LF0),A(20 A(TRTOPCF0),A(2	048)	M3: A=1,F=1,L=0,=0 Source - Op 1 & length Source - FC Table & leng	th	
000010F0 000010FC	0078FE1F 0098FE1F AABBCCDD			1022 3 1023 1024	k	DC DC	A(REG2PATT)	481),A(9*MB+(	Target - FC, Op1, Op1L 9*K64)-481),A(0)		
00001100 00001104	0000000A 0098FE1F 00000002			1025 1026		DC DC	A(10) CC1 or CC3 A(9*MB+(9*K64)-4		·'F0'		
00001110 00001114	00000000 00000000			1028 1029		DC DC		of table of table			

ASMA Ver.	0.2.1	TRTRE-02-performance	(Test TRTRE instruc	tions) 13 Oct 2022 15:32:45 Page 16
LOC	OBJECT CODE	ADDR1 ADDR2	STMT	
			1032 * TRTRE	**************************************
			1033 ********	**************
00001118	78125634 78125634		1035 TRTOP10 DC	64XL4'78125634' (CC0)
00001218	78125634 78125634		1037 TRTOP111 DC	59XL4'78125634',X'00110000',04XL4'78125634' (CC1)
00001318	00F00000 78125634		1039 TRTOP1F0 DC	X'00F00000',63XL4'78125634' (CC1)
00001418	00F10000 78125634		1041 TRTOP1F1 DC	X'00F10000',127XL4'78125634' (CC1)
00001618	98765432 98765432		1043 TRT01L0 DC	512XL4'98765432' (CC0)
00001E18	98765432 98765432		1045 TRT01L11 DC	256XL4'98765432',X'00110000',255XL4'98765432' (CC1)
00002618	00F00000 98765432		1047 TRTO1LF0 DC	XL4'00F00000',511XL4'98765432' (CC1)

ASMA Ver.	0.2.1	TRTRE-02-p	erformance	(Test	TRTRE i	nstruc	tions)	13 Oct	t 2022 15:32:45	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				1050	*	Funct:	**************************************				
				1051	*****	*****	*********	*******	******	****	
00002E18	00000000 00000000				TRTOP20	DC	256X'00' no stop				
00002F18		00002F18	00022F18	1054		ORG	*+2*K64				
00022F18	00000000 00000000			1056	TRTOP211	DC	17X'00',X'11',238X'00'	stop or	n X'11'		
00023018	00000000 00000000			1058	TRTOP2F0	DC	240X'00',X'F0',15X'00'	stop or	n X'F0'		
00023118	00000000 00000000			1060	TRTOP411	DC	34X'00',X'0011',476X'00'	stop or	1 X'11'		
00023318	00000000 00000000			1062	TRTOP4F0	DC	480X'00',X'00F0',30X'00'	stop or	1 X'F0'		
00023518 00023618	00000000 00000000	00023618	00043618	1064 1065	TRTOP811	DC ORG	17X'00',X'11',238X'00' *+2*K64	stop or	ı X'11'		
00043618 00043718	00000000 00000000	00043718	00063718	1067 1068	TRTOP8F0	DC ORG	240X'00',X'F0',15X'00' *+2*K64	stop or	ı X'F0'		
00063718 00063818	00000000 00000000	00063818	00083818	1070 1071	TRTOP8F1	DC ORG	240X'00',X'00',X'F1',14X'00 *+2*K64	' stop or	ı X'F1'		
00083818 00083A16	00000000 00000000	00083A16	000A3A16	1073 1074	TRTOPCF0	DC ORG	480X'00',X'00F0',28X'00' *+2*K64	stop or	n X'F0'		
000A3A16	00000000 00000000	0001001	0000001		* TRTOPCF1		480X'00',X'0000',X'00F1',28	stop or X'00'	ı X'F1'		
000A3C16		000A3C16	000C3C16	1078		ORG	*+2*K64				

SMA Ver. 0	0.2.1	TRTRE-02-performanc	e (Test	TRTRE	instruc	tions)			-	13 Oct	2022	15:32:45	Page	18
LOC	OBJECT CODE	ADDR1 ADDR2	STMT											
			1080	*****	******	*****	*****	******	*****	*****	*****	*****	*****	
			1081			ter equ	ates ******		la ala ala ala ala ala ala	la ala ala ala ala ala	اه ماه ماه ماه ماه		la ala ala ala ala ala	
			1002	****	****	****	*****	*****	****	****	****	*****	****	
		00000000 00000001	1084	DΩ	EQU	0								
		00000001 00000001			EQU	0 1								
		00000002 00000001			EQU	2								
		00000003 00000001 00000004 00000001			EQU EQU	3 4								
		00000005 00000001	1089	R5	EQU	5								
		00000006 00000001 00000007 00000001			EQU FOLL	6 7								
		00000008 00000001	1092	R8	EQU EQU EQU EQU EQU EQU EQU	8								
		00000009 00000001 0000000A 00000001			EQU EQU	9 10								
		0000000B 00000001	1095	R11	EQU	11								
		0000000C 00000001 0000000D 00000001			EQU	12 13								
		0000000E 00000001			EQU EQU	13 14								
		0000000F 00000001			EQU	15								
			1101		END									

			02-performa	ince (i	est in	IKE III	Struct	10115)					13 000	2022	15:32:4	o Pa	ge	19
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
EGCLOCK	D	00000FB8	8	918	207	425	811	814	821									
EGIN	I	00000200	2	120	151	86	117	118										
ALCDUR	I	00000E30	4	808	419	766												
ALCRET	F	00000E74	4	830	808	827												
ALCWORK	F	00000E78	4	831	809	826												
JRATION	D	00000FC8	8	920	420	769	770	773	823									
DIT	X	00001034	12	930	783	784												
NDCLOCK	D	00000FC0	8	919	418	743	816	819	822									
NDREGS	A	00000028	4	956	0		0_0	0_1	<b>0</b>									
OJ	Ï	00000F80	4	893	137	145												
OJPSW	Ď	00000F70	8	891	893	143												
12T11	F	0000170 000010A8	4	1004	073													
12T11A	Ė	000010A0		1016														
12T1 12T8	Ė	00001000	4	980														
12T8A		00001040	4	992														
	Γ Λ		4															
AILMASK AILPSW	H	00000024	4	953 895	007													
	D	00000F88	8		897	1/2												
AILTEST	1	00000F98	4	897	140	143												
MAGE	1	0000000	801814	0	040	043	047											
· ·	U	00000400	1	911	912	913	914	4074	407/	4070	005	007	000	007	000	4000	4000	
64	U	00010000	1	913	1054	1065	1068	1071	1074	1078	985	987	990	997	999	1002	1009	)
_			_		1011	1014	1021	1023	1026									
3	Χ	0000003	1	940														
3	U	00100000	1	914	987	990	999	1002	1011	1014	1023	1026						
SG	I	00000EB8	4	858	792													
SGCMD	С	00000F02	9	884	871	872												
SGMSG	C	00000F0B	95	885	865	882	863											
SGMVC	I	00000EFC	6	882	869													
SG0K	I	00000ECE	2	867	864													
SGRET	I	00000EE8	4	878	875													
SGSAVE	F	00000EF0	4	881	861	878												
UML00PS	F	00000FB4	4	916	206	424												
P1DATA	A	00000004	4	942	188													
P1LEN	F	00000008	4	943	186	189												
P1WHERE	Ā	00000018	4	949	185	107												
P1WLEN	F	0000001C	4	950	187													
P2DATA	Ä	0000001C	4	944	194													
P2LEN	F	00000000	4	945	193	195												
P2WHERE	A	00000010	4	948	192	193												
PSPERF	D	00000014 00000D90	8	757	202	211	213	218	220	222	224	226	228	230	232	234	236	<u>ء</u>
FJFLKF	U	00000090	O	737	238	240	242	244	246	248	250	252	254	256	258	260	262	
					264	266	268	270	272	274	276	278	280	282	284	286	288	
					290	292	294	296	298	300	302	304	306	308	310	312	314	
					316	318	320	322	324	326	328	330	332	334	336	338	340	
					342	344	346	348	350	352	354	356	358	360	362	364	366	
					368	370	372	374	376	378	380	382	384	386	388	390	392	
					394	396	398	400	402	404	406	408	412	414	428	431	438	
					441	444	447	450	453	456	459	462	465	469	472	475	478	
					481	484	487	490	493	496	500	503	506	509	512	515	518	
					521	524	527	531	534	537	540	543	546	549	552	555	558	
					562	565	568	571	574	577	580	583	586	589	593	596	599	
					602	605	608	611	614	617	620	624	627	630	633	636	639	)
					642	645	648	651	655	658	661	664	667	670	673	676	679	
					682	684	687	690	693	696	699	702	705	708	711	715	718	
						724	727	730	735	738					_	_		
					721	124	121	730	/33	/30								

ASMA Ver. 0.2.1		TRTRE-	02-performa	nce (T	est TR	TRE ins	structi	ions)				-	13 Oct	2022	15:32:4	5 Pag	ge 20
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
OVERHEAD PAGE	D U	00000FD0 00001000	8 1	921 912	420	768											
PRTLINE PRTLNG	C U	00000FF0 00000044	38 1	927 929	929 790	746	783	784	791	224							
R0 R1	U U	00000000 00000001	1	1084 1085	82 198 234	789 202 236	790 208 238	793 211 240	858 213 242	861 218 244	863 220 246	865 222 248	867 224 250	878 226 252	228 254	230 256	232 258
					260 286 312	262 288 314	264 290 316	266 292 318	268 294 320	270 296 322	272 298 324	274 300 326	276 302 328	278 304 330	280 306 332	282 308 334	284 310 336
					338 364 390	340 366 392	342 368 394	344 370 396	346 372 398	348 374 400	350 376 402	352 378 404	354 380 406	356 382 408	358 384 412	360 386 414	362 388 428
					431 475 515	438 478 518	441 481 521	444 484 524	447 487 527	450 490 531	453 493 534	456 496 537	459 500 540	462 503 543	465 506 546	469 509 549	472 512 552
					555 596 636	558 599 639	562 602 642	565 605 645	568 608 648	571 611 651	574 614 655	577 617 658	580 620 661	583 624 664	586 627 667	589 630 670	593 633 673
					676 715 848	679 718 872	682 721 882	684 724	687 727	690 730	693 735	696 738	699 745	702 791	705 838	708 840	711 845
R10 R11 R12	U U U	0000000A 0000000B 0000000C	1 1 1	1094 1095 1096	185 186	190 187	192 193	196 773	773 777	774	776						
R13 R14	U	0000000D 0000000E	1	1097 1098	117 130	120 172	121 755	122	124	706	707	000	027	027	020	0.4.0	
R15 R2	U U	0000000F 00000002	1	1099 1086	419 199 463 504	747 200 466 507	763 201 470 510	766 429 473 513	771 432 476 516	796 439 479 519	797 442 482 522	808 445 485 525	824 448 488 528	827 451 491 532	828 454 494 535	849 457 497 538	460 501 541
					544 584 625	547 587 628	550 590 631	553 594 634	556 597 637	559 600 640	563 603 643	566 606 646	569 609 649	572 612 652	575 615 656	578 618 659	581 621 662
					665 706 793	668 709 840	671 713 842	674 716 859	677 719 861	680 722 867	685 725 868	688 728 869	691 731 871	694 736 878	697 739 879	700 789	703 792
R3 R4	U U	00000003 00000004	1	1087 1088	199 198 234 260	841 202 236 262	844 208 238 264	845 211 240 266	846 213 242 268	218 244 270	220 246 272	222 248 274	224 250 276	226 252 278	228 254 280	230 256 282	232 258 284
					286 312 338	288 314 340	290 316 342	292 318 344	294 320 346	296 322 348	298 324 350	300 326 352	302 328 354	304 330 356	306 332 358	308 334 360	310 336 362
					364 390 429	366 392 431	368 394 432	370 396 438	372 398 439	374 400 441	376 402 442	378 404 444	380 406 445	382 408 447	384 412 448	386 414 450	388 428 451
					453 473 493	454 475 494	456 476 496	457 478 497	459 479 500	460 481 501	462 482 503	463 484 504	465 485 506	466 487 507	469 488 509	470 490 510	472 491 512
					513 534 553	515 535 555	516 537 556	518 538 558	519 540 559	521 541 562	522 543 563	524 544 565	525 546 566	527 547 568	528 549 569	531 550 571	532 552 572
					574 594 614	575 596 615	577 597 617	578 599 618	580 600 620	581 602 621	583 603 624	584 605 625	586 606 627	587 608 628	589 609 630	590 611 631	593 612 633

ASMA Ver. 0.2.1		TRTRE-	-02-performa	ance (T	est TR	TRE in	struct	ions)					13 Oct	2022	15:32:	45 Pag	ge 21
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					634	636	637	639	640	642	643	645	646	648	649	651	652
					655	656	658	659	661	662	664	665	667	668	670	671	673
					674	676	677	679	680	682	684	685	687	688	690	691	693
					694	696	697	699	700	702	703	705	706	708	709	711	713
					715	716	718	719	721	722	724	725	727	728	730	731	735
				4000	736	738	739	745	838	841	842	846	848		004		0.4.0
25	U	00000005	1	1089	174	175	178	751	752	753	764	768	795	809	821	826	840
R6	U	00000006	1	1090	180	181	188	190	194	196	209	417	426	742	769	811	812
27	U	00000007	1	1091	813 189	814 195	816 206	817 417	818 424	819 742	822 770	841 809	811	814	816	819	823
A.7	U	00000007	1	1091	826	846	200	41/	424	742	770	009	011	014	010	019	023
18	U	00000008	1	1092	020	040											
19	Ŭ	00000009	<u>-</u>	1093	118	124	125										
REG2LOW	Ü	000000DD	1	963													
REG2PATT	U	AABBCCDD	1	962	988	1000	1012	1024									
RPTDWSAV	D	00000E20	8	802	789	793											
RPTSAVE	F	00000E18	4	799	763	796											
RPTSPEED	I	00000DB0	4	763	747												
RPTSVR5	F	00000E1C	4	800	764	795											
SAVE1T4	<u>F</u>	00000410	4	161	208	745											
SAVER2	F _	00000420	4	162													
AVER5	F	00000424	4	163	178	751											
UBDWORD	Ţ	00000E84	4	838	771	824											
SUBDWSAV	D	00000EA8	8	851	838	848											
SUBTEST TEST91	X I	00000401 00000528	1	155 171	142 130												
TESTADDR	D	00000328	8	153	130												
TESTADDR	X	00000400	1	154	139	181											
TICKSAAA	P	00000400 00000FD8	8	923	776	779											
TICKSBBB	P	00000FE0	8	924	777	781											
TICKSTOT	P	00000FE8	8	925	779	780	781	784									
TIMEOPT	X	00000408	1	158	136	171											
<b>TNUM</b>	Χ	0000000	1	937	180												
TRT01L0	Χ	00001618	4	1043													
RT01L11	Χ	00001E18	4	1045													
RTO1LF0	Х	00002618	4	1047	1008	1020											
RTOP10	Χ	00001118	4	1035													
RTOP111	X	00001218	4	1037													
RTOP1F0	X	00001318	4	1039	001	000											
RTOP1F1	X	00001418	4	1041	984	996											
RTOP20 RTOP211	X	00002E18 00022F18	1	1053 1056													
RTOP211 RTOP2F0	X	00022718	1	1058													
RTOP411	X	00023018	1	1050													
RTOP4F0	X	00023110	1	1062													
RTOP811	X	00023518	1	1064													
RTOP8F0	X	00043618	1	1067													
RTOP8F1	X	00063718	1	1070													
TRTOPCF0	X	00083818	1	1073	1009	1021											
TRTOPCF1	Χ	000A3A16	1	1077	985	997											
RTRE2TST	J	00000000	801814	81	84	88	92	82									
TRTRENEXT	U	00000034	1	960	752												
RTREPERF	Α	00001040	4	969	174												
RTRETEST	4	00000000	52	936	175												
ST91LOP	U	00000532	1	177	754												
AL2(L'MSGMSG)	R	00000FA6	2	907	863												

MA Ver. 0.2.1		IKIKL	wz-perioriia	ince (1	est TRTRE instructions)	13 Oct 2022 15:32:45 P	age	2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
_5'TRTRE' '0'	C	00000FA8	5	908	746 752			
'1'	F F	00000F9C 00000FA0	4 4	904 905	753 844			
'0' '4294967296'	H P	00000FA4 00000FAD	2 6	906 909	858 780			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	·							

ASMA Ver. 0.2.1	TRTRE-02-performance (Test TRTRE instructions)	13 Oct 2022 15:32:45	Page	23
MACRO DEFN REFERENCES				
No defined macros				

ASMA Ver.	0.2.1		TRTRE-02-perf	ormance (Test	TRTRE instructions)	13 Oct 2022 15:32:45	Page	24
DESC	SYMBOL	SIZE	POS	ADDR				
Entry: 0								
Image Region CSECT	IMAGE TRTRE2TST	801814 801814 801814	00000-C3C15 00000-C3C15 00000-C3C15	00000-C3C15 00000-C3C15 00000-C3C15				

ASMA	Ver. 0.2.1	TRTRE-02-performance (Test TRTRE instructions)	13 Oct 2022 15:32:45	Page	25
S	ТМТ	FILE NAME			
1	/devstor/dev/tests/1	TRTRE-02-performance.asm			
** NO ERRORS FOUND **					