

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * TRTRE instruction tests
				5 *
				6 * NOTE: This test is based the CLCL-et-al Test
				7 * modified to only test the Performance
				8 * of the TRTRE instruction.
				9 *
				10 * The MSG routine is from the Hercules Binary
				11 * Floating Point Validation Package by Stephen R. Orso
				12 *
				13 * *****
				14 * ** IMPORTANT! **
				15 * *****
				16 *
				17 * This test uses the Hercules Diagnose X'008' interface
				18 * to display messages and thus your .tst runtest script
				19 * MUST contain a "DIAG8CMD ENABLE" statement within it!
				20 *
				21 * James Wekel October 2022
				22 *****
				24 *****
				25 *
				26 * TRTRE Performance instruction tests
				27 *
				28 *****
				29 *
				30 * This program ONLY tests the performance of the TRTRE
				31 * instructions.
				32 * Tests:
				33 * All tests are ' TRTRE R2,R4,12 '
				34 * where the FC table is 128K in length,
				35 * FC is 2 bytes and an argument length of 2 bytes.
				36 *
				37 * M3=12 requires page crossover tests for both FC and
				38 * the argument and has the worst performance compared to
				39 * M3=0 with the FC table and operand contained within
				40 * a page. The test should provide a lower bound on
				41 * performance improvement.
				42 *
				43 * 1. TRTRE of 512 bytes
				44 * 2. TRTRE of 512 bytes that crosses a page boundary,
				45 * which results in a CC=3, and a branch back
				46 * to complete the TRTRE instruction.
				47 * 3. TRTRE of 2048 bytes
				48 * 4. TRTRE of 2048 bytes that crosses a page boundary,
				49 * which results in a CC=3, and a branch back
				50 * to complete the TRTRE instruction
				51 *
				52 *****
				54 *****
				55 *

```

56 *      Example Hercules Testcase:
57 *
58 *
59 *          *Testcase TRTRE-02-performance (Test TRTRE instructions)
60 *          mainsize   16
61 *          numcpu      1
62 *          sysclear
63 *          archlvl     z/Arch
64 *
65 *          loadcore    "$ (testpath)/TRTRE-02-performance.core" 0x0
66 *
67 *          diag8cmd     enable  # (needed for messages to Hercules console)
68 *          #r           408=ff  # (enable timing tests)
69 *          runtest      200     # (test duration, depends on host)
70 *          diag8cmd     disable # (reset back to default)
71 *
72 *          *Done
73 *
74 *
75 *****

```


LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					167	*****		
					168	*	TEST91	Time TRTRE instruction (speed test)
					169	*****		
00000528	91FF	D208		00000408	171	TEST91	TM	TIMEOPT,X'FF' Is timing tests option enabled?
0000052C	078E				172		BZR	R14 No, skip timing tests
0000052E	4150	DE40		00001040	174		LA	R5,TRTREPERF Point R5 --> testing control table
00000532			00000000		175		USING	TRTRETEST,R5 What each table entry looks like
					176	*		
			00000532	00000001	177	TST91LOP	EQU	*
00000532	5050	D224		00000424	178		ST	R5,SAVER5 save current pref table base
					179	*		
00000536	4360	5000		00000000	180		IC	R6,TNUM Set test number
0000053A	4260	D200		00000400	181		STC	R6,TESTNUM
					182	*		
					183	**	Initialize operand data (move data to testing address)	
					184	*		
0000053E	58A0	5018		00000018	185		L	R10,OP1WHERE Where to move operand-1 data to
00000542	58B0	5008		00000008	186		L	R11,OP1LEN operand-1 length
00000546	50B0	501C		0000001C	187		ST	R11,OP1WLEN and save for later
0000054A	5860	5004		00000004	188		L	R6,OP1DATA Where op1 data is right now
0000054E	5870	5008		00000008	189		L	R7,OP1LEN How much of it there is
00000552	0EA6				190		MVCL	R10,R6
					191	*		
00000554	58A0	5014		00000014	192		L	R10,OP2WHERE Where to move operand-2 data to
00000558	58B0	5010		00000010	193		L	R11,OP2LEN How much of it there is
0000055C	5860	500C		0000000C	194		L	R6,OP2DATA Where op2 data is right now
00000560	5870	5010		00000010	195		L	R7,OP2LEN How much of it there is
00000564	0EA6				196		MVCL	R10,R6
00000566	9814	5014		00000014	198		LM	R1,R4,OPSWHERE get TRTRE input; set OP addr to end
0000056A	1A23				199		AR	R2,R3 add OP length
0000056C	0620				200		BCTR	R2,0 M3=12 so op addr -2
0000056E	0620				201		BCTR	R2,0
00000570	9014	DB90		00000D90	202		STM	R1,R4,OPSPERF save for preformance test
					203	*		
					204	**	Next, time the overhead...	
					205	*		
00000574	5870	DDB4		00000FB4	206		L	R7,NUMLOOPS
00000578	B205	DDB8		00000FB8	207		STCK	BEGCLOCK
0000057C	9014	D210		00000410	208		STM	R1,R4,SAVE1T4
00000580	0560				209		BALR	R6,0
00000582	9814	DB90		00000D90	211		LM	R1,R4,OPSPERF get TRTRE operands
00000586	4710	D382		00000582	212		BC	B'0001',*-4 not finished
0000058A	9814	DB90		00000D90	213		LM	R1,R4,OPSPERF
0000058E	4710	D392		00000592	214		BC	B'0001',*+4
					215	*ETC.....	
					216		PRINT	OFF
					411		PRINT	ON
00000892	9814	DB90		00000D90	412		LM	R1,R4,OPSPERF
00000896	4710	D69A		0000089A	413		BC	B'0001',*+4
0000089A	9814	DB90		00000D90	414		LM	R1,R4,OPSPERF

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					804	*****			
					805	*	CALCDUR	Calculate	DURATION
					806	*****			
00000E30	50F0	DC74		00000E74	808	CALCDUR	ST	R15,CALCRET	Save return address
00000E34	9057	DC78		00000E78	809		STM	R5,R7,CALCWORK	Save work registers
					810	*			
00000E38	9867	DDB8		00000FB8	811		LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
00000E3C	8C60	0006		00000006	812		SRDL	R6,6	"
00000E40	8D60	0006		00000006	813		SLDL	R6,6	"
00000E44	9067	DDB8		00000FB8	814		STM	R6,R7,BEGCLOCK	"
					815	*			
00000E48	9867	DDC0		00000FC0	816		LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
00000E4C	8C60	0006		00000006	817		SRDL	R6,6	"
00000E50	8D60	0006		00000006	818		SLDL	R6,6	"
00000E54	9067	DDC0		00000FC0	819		STM	R6,R7,ENDCLOCK	"
					820	*			
00000E58	4150	DDB8		00000FB8	821		LA	R5,BEGCLOCK	Starting time
00000E5C	4160	DDC0		00000FC0	822		LA	R6,ENDCLOCK	Ending time
00000E60	4170	DDC8		00000FC8	823		LA	R7,DURATION	Difference
00000E64	45F0	DC84		00000E84	824		BAL	R15,SUBDWORD	Calculate duration
					825	*			
00000E68	9857	DC78		00000E78	826		LM	R5,R7,CALCWORK	Restore work registers
00000E6C	58F0	DC74		00000E74	827		L	R15,CALCRET	Restore return address
00000E70	07FF				828		BR	R15	Return to caller
00000E74	00000000				830	CALCRET	DC	F'0'	R15 save area
00000E78	00000000	00000000			831	CALCWORK	DC	3F'0'	R5-R7 save area
					833	*****			
					834	*	SUBDWORD	Subtract two	doublewords
					835	*	R5 -->	subtrahend, R6 -->	minuend, R7 -->
					836	*****			
00000E84	9014	DCA8		00000EA8	838	SUBDWORD	STM	R1,R4,SUBDWSAV	Save registers
					839	*			
00000E88	9812	5000		00000000	840		LM	R1,R2,0(R5)	Subtrahend (value to subtract)
00000E8C	9834	6000		00000000	841		LM	R3,R4,0(R6)	Minuend (what to subtract FROM)
00000E90	1F42				842		SLR	R4,R2	Subtract LOW part
00000E92	47B0	DC9A		00000E9A	843		BNM	*+4+4	(branch if no borrow)
00000E96	5F30	DDA0		00000FA0	844		SL	R3,=F'1'	(otherwise do borrow)
00000E9A	1F31				845		SLR	R3,R1	Subtract HIGH part
00000E9C	9034	7000		00000000	846		STM	R3,R4,0(R7)	Store results
					847	*			
00000EA0	9814	DCA8		00000EA8	848		LM	R1,R4,SUBDWSAV	Restore registers
00000EA4	07FF				849		BR	R15	Return to caller
00000EA8	00000000	00000000			851	SUBDWSAV	DC	2D'0'	R1-R4 save area

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				932 *****	
				933 * TRTRETEST DSECT	
				934 *****	
				936 TRTRETEST DSECT	
00000000	00			937 TNUM DC X'00'	TRTRE table Number
00000001	00			938 DC X'00'	
00000002	00			939 DC X'00'	
00000003	00			940 M3 DC X'00'	M3 byte stored into TRTRE instruction
00000004	00000000			942 OP1DATA DC A(0)	Pointer to Operand-1 data
00000008	00000000			943 OP1LEN DC F'0'	How much data is there - 1
0000000C	00000000			944 OP2DATA DC A(0)	Pointer to FC table data
00000010	00000000			945 OP2LEN DC F'0'	How much data is there - FC Table
		00000014	00000001	947 OPSWHERE EQU *	
00000014	00000000			948 OP2WHERE DC A(0)	Where FC Table data should be placed
00000018	00000000			949 OP1WHERE DC A(0)	Where Operand-1 data should be placed
0000001C	00000000			950 OP1WLEN DC F'0'	How much data is there - 1
00000020	00000000			951 DC A(0)	pollute - found FC
00000024	00000000			953 FAILMASK DC A(0)	Failure Branch on Condition mask
				955 *	Ending register values
00000028	00000000			956 ENDREGS DC A(0)	Operand 1 address
0000002C	00000000			957 DC A(0)	Operand 1 length
00000030	00000000			958 DC A(0)	Function Code
		00000034	00000001	960 TRTRENEXT EQU *	Start of next table entry...
		AABBCCDD	00000001	962 REG2PATT EQU X'AABBCCDD'	Polluted Register pattern
		000000DD	00000001	963 REG2LOW EQU X'DD'	(last byte above)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
		00000000	000C3C15	965 TRTRE2TST CSECT ,	
				966 *****	
				967 * TRTRE Performace Test data...	
				968 *****	
00001040				969 TRTREPERF DC 0A(0) start of table	
				971 *****	
				972 * Check performance tests are valid.	
				973 * tests with M3: A=1,F=1,L=0, reserved=0 (12)	
				974 * FC Table : SIZE: 131,072 (2 BYTE ARGUMENT)	
				975 * Function Code is 2 bytes	
				976 *	
				977 * Note: Op1 length must be a multiple of 2	
				978 *****	
00001040				980 F12T8 DS 0F	
00001040	F8			981 DC X'F8'	Test Num
00001041	0000			982 DC X'00',X'00'	
00001043	C0			983 DC X'C0'	M3: A=1,F=1,L=0,---=0
00001044	00001418	00000200		984 DC A(TRTOP1F1),A(512)	Source - Op 1 & length
0000104C	000A3A16	00020000		985 DC A(TRTOPCF1),A(2*K64)	Source - FC Table & length
				986 *	Target -
00001054	00710000	00910000		987 DC A(7*MB+(1*K64)),A(9*MB+(1*K64)),A(0)	FC, Op1, Op1L
00001060	AABBCCDD			988 DC A(REG2PATT)	
00001064	0000000B			989 DC A(11) CC1	
00001068	00910000	00000002		990 DC A(9*MB+(1*K64)),A(2),XL4'F1'	
00001074				992 F12T8A DS 0F	
00001074	F9			993 DC X'F9'	Test Num
00001075	0000			994 DC X'00',X'00'	
00001077	C0			995 DC X'C0'	M3: A=1,F=1,L=0,---=0
00001078	00001418	00000200		996 DC A(TRTOP1F1),A(512)	Source - Op 1 & length
00001080	000A3A16	00020000		997 DC A(TRTOPCF1),A(2*K64)	Source - FC Table & length
				998 *	Target - FC, Op1, Op1L
00001088	0072FF81	0092FF81		999 DC A(7*MB+(3*K64)-127),A(9*MB+(3*K64)-127),A(0)	
00001094	AABBCCDD			1000 DC A(REG2PATT)	
00001098	0000000A			1001 DC A(10) CC1 or CC3	
0000109C	0092FF81	00000002		1002 DC A(9*MB+(3*K64)-127),A(2),XL4'F1'	
000010A8				1004 F12T11 DS 0F	
000010A8	FB			1005 DC X'FB'	Test Num
000010A9	0000			1006 DC X'00',X'00'	
000010AB	C0			1007 DC X'C0'	M3: A=1,F=1,L=0,---=0
000010AC	00002618	00000800		1008 DC A(TRTO1LF0),A(2048)	Source - Op 1 & length
000010B4	00083818	00020000		1009 DC A(TRTOPCF0),A(2*K64)	Source - FC Table & length
				1010 *	Target -

1101 END

ASMA Ver. 0.2.1			TRTRE-02-performance (Test TRTRE instructions)										13 Oct 2022 15:32:45						Page	20
SYMBOL		TYPE	VALUE	LENGTH	DEFN	REFERENCES														
OVERHEAD		D	00000FD0	8	921	420	768													
PAGE		U	00001000	1	912															
PRTLNE		C	00000FF0	38	927	929	746	783	784	791										
PRTLNG		U	00000044	1	929	790														
R0		U	00000000	1	1084	82	789	790	793	858	861	863	865	867	878					
R1		U	00000001	1	1085	198	202	208	211	213	218	220	222	224	226	228	230	232		
						234	236	238	240	242	244	246	248	250	252	254	256	258		
						260	262	264	266	268	270	272	274	276	278	280	282	284		
						286	288	290	292	294	296	298	300	302	304	306	308	310		
						312	314	316	318	320	322	324	326	328	330	332	334	336		
						338	340	342	344	346	348	350	352	354	356	358	360	362		
						364	366	368	370	372	374	376	378	380	382	384	386	388		
						390	392	394	396	398	400	402	404	406	408	412	414	428		
						431	438	441	444	447	450	453	456	459	462	465	469	472		
						475	478	481	484	487	490	493	496	500	503	506	509	512		
						515	518	521	524	527	531	534	537	540	543	546	549	552		
						555	558	562	565	568	571	574	577	580	583	586	589	593		
						596	599	602	605	608	611	614	617	620	624	627	630	633		
						636	639	642	645	648	651	655	658	661	664	667	670	673		
						676	679	682	684	687	690	693	696	699	702	705	708	711		
						715	718	721	724	727	730	735	738	745	791	838	840	845		
						848	872	882												
R10		U	0000000A	1	1094	185	190	192	196	773	774	776								
R11		U	0000000B	1	1095	186	187	193	773	777										
R12		U	0000000C	1	1096															
R13		U	0000000D	1	1097	117	120	121	122	124										
R14		U	0000000E	1	1098	130	172	755												
R15		U	0000000F	1	1099	419	747	763	766	771	796	797	808	824	827	828	849			
R2		U	00000002	1	1086	199	200	201	429	432	439	442	445	448	451	454	457	460		
						463	466	470	473	476	479	482	485	488	491	494	497	501		
						504	507	510	513	516	519	522	525	528	532	535	538	541		
						544	547	550	553	556	559	563	566	569	572	575	578	581		
						584	587	590	594	597	600	603	606	609	612	615	618	621		
						625	628	631	634	637	640	643	646	649	652	656	659	662		
						665	668	671	674	677	680	685	688	691	694	697	700	703		
						706	709	713	716	719	722	725	728	731	736	739	789	792		
						793	840	842	859	861	867	868	869	871	878	879				
R3		U	00000003	1	1087	199	841	844	845	846										
R4		U	00000004	1	1088	198	202	208	211	213	218	220	222	224	226	228	230	232		
						234	236	238	240	242	244	246	248	250	252	254	256	258		
						260	262	264	266	268	270	272	274	276	278	280	282	284		
						286	288	290	292	294	296	298	300	302	304	306	308	310		
						312	314	316	318	320	322	324	326	328	330	332	334	336		
						338	340	342	344	346	348	350	352	354	356	358	360	362		
						364	366	368	370	372	374	376	378	380	382	384	386	388		
						390	392	394	396	398	400	402	404	406	408	412	414	428		
						429	431	432	438	439	441	442	444	445	447	448	450	451		
						453	454	456	457	459	460	462	463	465	466	469	470	472		
						473	475	476	478	479	481	482	484	485	487	488	490	491		
						493	494	496	497	500	501	503	504	506	507	509	510	512		
						513	515	516	518	519	521	522	524	525	527	528	531	532		
						534	535	537	538	540	541	543	544	546	547	549	550	552		
						553	555	556	558	559	562	563	565	566	568	569	571	572		
						574	575	577	578	580	581	583	584	586	587	589	590	593		
						594	596	597	599	600	602	603	605	606	608	609	611	612		
						614	615	617	618	620	621	624	625	627	628	630	631	633		

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
=CL5'TRTRE'	C	00000FA8	5	908	746
=F'0'	F	00000F9C	4	904	753
=F'1'	F	00000FA0	4	905	844
=H'0'	H	00000FA4	2	906	858
=P'4294967296'	P	00000FAD	6	909	780

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	801814	00000-C3C15	00000-C3C15
Region		801814	00000-C3C15	00000-C3C15
CSECT	TRTRE2TST	801814	00000-C3C15	00000-C3C15

STMT	FILE NAME
------	-----------

1	/devstor/dev/tests/TRTRE-02-performance.asm
---	---

** NO ERRORS FOUND **