```
ASMA Ver. 0.7.0 zvector-e6-01-loads (Zvector E6 VRX loads)
                                                                                                 02 Jun 2024 15: 59: 01 Page
                                                                                                                                1
 LOC
            OBJECT CODE
                              ADDR1
                                        ADDR2
                                                STM
                                                              Zvector E6 instruction tests for VRX encoded:
                                                              E601 VLEBRH - VECTOR LOAD BYTE REVERSED ELEMENT (16)
                                                              E602 VLEBRG - VECTOR LOAD BYTE REVERSED ELEMENT (64)
                                                              E603 VLEBRF - VECTOR LOAD BYTE REVERSED ELEMENT (32)
                                                              E604 VLLEBRZ - VECTOR LOAD BYTE REVERSED ELEMENT AND ZERO
                                                              E605 VLBRREP - VECTOR LOAD BYTE REVERSED ELEMENT AND REPLICATE
                                                   10
                                                   11 *
                                                              E606 VLBR
                                                                           - VECTOR LOAD BYTE REVERSED ELEMENTS
                                                   12 *
                                                              E607 VLER
                                                                           - VECTOR LOAD ELEMENTS REVERSED
                                                   13 *
                                                              James Wekel June 2024
                                                   18 *
                                                   19 *
                                                              basic instruction tests
                                                   20 *
                                                   This program tests proper functioning of the z/arch E6 VRX vector
                                                        load instructions. Exceptions are not tested.
                                                        PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                                        obvious coding errors. None of the tests are thorough. They are
                                                   26
                                                        NOT designed to test all aspects of any of the instructions.
                                                   28
                                                   29
                                                   30
                                                           *Testcase VECTOR E6 VRX load instructions
                                                   33
                                                              Zvector E6 instruction tests for VRX encoded:
                                                   34
                                                   35 *
                                                              E601 VLEBRH - VECTOR LOAD BYTE REVERSED ELEMENT (16)
                                                              E602 VLEBRG - VECTOR LOAD BYTE REVERSED ELEMENT (64)
                                                   36 *
                                                   37 *
                                                              E603 VLEBRF - VECTOR LOAD BYTE REVERSED ELEMENT (32)
                                                              E604 VLLEBRZ - VECTOR LOAD BYTE REVERSED ELEMENT AND ZERO
                                                   38
                                                   39
                                                              E605 VLBRREP - VECTOR LOAD BYTE REVERSED ELEMENT AND REPLICATE
                                                   40
                                                              E606 VLBR
                                                                           - VECTOR LOAD BYTE REVERSED ELEMENTS
                                                                           - VECTOR LOAD ELEMENTS REVERSED
                                                   41 *
                                                              E607 VLER
                                                   42 *
                                                   43 *
                                                   44
                                                              # This tests only the basic function of the instruction.
                                                   45
                                                                Exceptions are NOT tested.
                                                   46
                                                   47 *
                                                   48 *
                                                          mainsize
                                                                      2
                                                                      1
                                                   49 *
                                                          numcpu
                                                   50 *
                                                          syscl ear
                                                   51 *
                                                          archl vl
                                                                      z/Arch
                                                   52 *
                                                   53 *
                                                          loadcore
                                                                      "$(testpath)/zvector-e6-01-loads.core" 0x0
                                                   54 *
                                                   55 *
                                                          di ag8cmd
                                                                                # (needed for messages to Hercules console)
                                                                      enabl e
                                                   56 *
                                                          runtest
```

LOC	0.7.0 zvector-e6-0  OBJECT CODE	ADDR1	ADDR2	STM	,				02 Jun 2024 15: 59: 01 Page	2
LUC	OBJECT CODE	ADDKI	ADDRZ	57 58	* di aş	g8cmd	di sabl e	# (reset	back to default)	
				59 60	* * <b>Dor</b>					
				61	*****	*****	* * * * * * * * * * * *	*****	***********	
000000		0000000 0000000	00001693	64	ZVE6TST	START USING	0 ZVE6TST, RO		Low core addressability	
		00000140	00000000	65 66	SVOLDPSW	EQU	ZVE6TST+X' 1	140'	z/Arch Supervisor call old PSW	
000000 0001A0	00000001 80000000	00000000	000001A0	68 69		ORG DC	ZVE6TST+X' 1 X' 000000018		z/Architecure RESTART PSW	
0001A8	0000000 00000200			70		DC	AD(BEGIN)			
00001B0 00001D0 00001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	72 73 74		ORG DC DC	ZVE6TST+X' 1 X' 000200018	3000000'	z/Architecure PROGRAM CHECK PSW	
ЮОО1108	ооооооо оооореар			74		DC	AD(X' DEAD')	•		
0001E0		000001E0	00000200	76		ORG	ZVE6TST+X' 2	200'	Start of actual test program	

T 0.0	OR LEGIT CORE	ADDD4	ADDDO	CITIA III			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				192 *****	*****	*******	**********
				193 *	Issue	HERCULES MESSAGE poin	nted to by R1, length in R0
				194 *		<b>R2</b> = return address	
				195 *****	******	********	***********
00002F0	4900 81E0		000003E0	197 MSG	СН	RO, =H' O'	Do we even HAVE a message?
00002F4	07D2			198	<b>BNHR</b>	R2	No, ignore
					~~~		
0002F6	9002 8128		00000328	200	STM	RO, R2, MSGSAVE	Save registers
0002FA	4900 81E2		000003E2	202	СН	R0, = $AL2(L'MSGMSG)$	Message length within limits?
00002FE	47D0 8106		00000306	203	BNH	MSGOK	Yes, continue
0000302	4100 005F		000005F	204	LA	RO, L' MSGMSG	No, set to maximum
0000306	1820			206 MSGOK	LR	R2, R0	Convilonath to work register
000308	0620			200 MBGUR 207	BCTR		Copy length to work register Minus-1 for execute
0000308 000030A	4420 8134		00000334	208	EX	R2, MSGMVC	
UUUSUA	4420 0134		00000334	۵00	EA	RZ, NBGWW C	Copy message to O/P buffer
000030E	4120 200A		000000A	210	LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
0000312	4110 813A		0000033A	211	LA	R1, MSGCMD	Point to true command
0000316	83120008			213	DC	X' 83' , X' 12' , X' 0008'	Issue Hencules Diagnese V'008'
0000316 000031A	4780 8120		00000320	214	BZ	MSGRET	Issue Hercules Diagnose X'008' Return if successful
000031A	0000		00000320	215	DC DC	H' O'	CRASH for debugging purposes
OUUUSIE	0000			210	ЪС	n o	CRASH TOT debugging purposes
0000320	9802 8128		00000328	217 MSGRET	LM	RO, R2, MSGSAVE	Restore registers
0000324	07F2			218	BR	<b>R2</b>	Return to caller
0000328	00000000 00000000			220 MSGSAVI	E DC	3F' 0'	Registers save area
0000334	D200 8143 1000	00000343	00000000	221 MSGMVC	MVC	MSGMSG(0), O(R1)	Executed instruction
500001	2200 0210 1000	0000010	3333333		1,11		
000004	DAEOCADE DOCOAOCA			999 1/5/2/10	DC	CINCONOTI * !	*** HEDCHIEC MECCACE COMMAND ***
00033A	D4E2C7D5 D6C8405C			223 MSGCMD	DC	C' MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
0000343	40404040 40404040			224 MSGMSG	DC	CL95' '	The message text to be displayed
				225			

ASMA Ver.	0. 7. 0 zvector-e6-0	1-loads (Z	vector E6 V	VRX 1	oads)			02 Jun 2024 15: 59: 01 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				227 228 229	****** * *****	****** Normal *****	************   completion or *******	**************************************
000003A8	00020001 80000000			231	EOJPSW	DC	OD' O' , X' 000200	0180000000', AD(0)
000003B8	B2B2 81A8		000003A8	233	<b>EOJ</b>	LPSWE	EOJPSW	Normal completion
000003C0	00020001 80000000			235	<b>FAI LPSW</b>	DC	0D' 0' , X' 000200	0180000000', AD(X'BAD')
000003D0	B2B2 81C0		000003C0	237	<b>FAILTEST</b>	LPSWE	FAILPSW	Abnormal termination
				239 240 241	******* * *****	****** Worki I *****	**************************************	*************
00000204	0000000			949	CTLRO	DC.	T.	CRO
000003D4 000003D8	00000000			244		DS DS	F	CRU
000003DC 000003DC 000003E0	0000			246 247 248		LTORG	, =F' 1' =H' 0'	Literals pool
000003E2	005F			249 250 251 252	*	some o	=AL2(L' MSGMSG) constants	
		00000400	00000001	253	K PAGE	EQU	1024	One KB
		00001000 00010000 00100000	0000001 0000001 0000001	254 255 256 257	K64	EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001	258	REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASWA Ver.	0. 7. 0 zvector- e6-	01-loads (2	Zvector E6	VRX 1	oads)			02 Jun 2024 15: 59: 01 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
								**********
				300 301	* * * * * * * * *	<b>E6TES</b> '*****	Γ DSECT *********	*********
				501				
				303	<b>E6TEST</b>	DSECT	•	
00000000 00000004	00000000 0000				TSUB TNUM	DC DC	A(0) p	ointer to test 'est Number
0000006	00			306		DC	X' 00'	
0000007	00			307 308	MB	DC	X' 00'	B used
00000008	40404040 40404040			309	OPNAME	DC		6 name
00000010 00000014	00000000 0000000				RELEN RESULT	DC DC	A(0) A(0)	ESULT LENGTH
				312 313		EXPEC'	TED RESULT	
				314		test	routine will be h	ere (from VRX macro)
000010D0		00000000	00001693	316 317	<b>ZVE6TST</b>	CSECT DS	, OF	
OUUTUUU				317		טע	Uf	
				319	*****			*********
				320	* Ma	cros to	help build test	tables ************************************
				321				
				323		<b>.</b>		
				325	*	O	erate individual	test
				326 327		MACRO VRX	&I NST, &MB, &RESUL	т
				328	*	V 1021	dinoi, dive, diveou	&INST - VRX instruction under test
				329 330	· *			&MS - m3 field &RESULT - XL16 result field
				331	&TNUM	GBLA SETA	&TNUM &TNUM+1	
				333	X1140141			
				334 335		DS USING	0FD *, R5	base for test data and test routine
				336			, <del></del>	
					TOTAITIME	DC	A (VOTNITIAN	address of tooktime
				337 338	T&TNUM	DC DC	A(X&TNUM) H' &TNUM	address of test routine test number
				337 338 339	T&TNUM	DC DC	H' &TNUM' X' 00'	test number
				337 338 339 340 341	T&TNUM	DC DC DC DC	H' &TNUM' X' 00' X' &MB' CL8' &I NST'	test number  MB instruction name
				337 338 339 340 341 342		DC DC DC DC DC	H' &TNUM' X' 00' X' &MB' CL8' &I NST' A(X&TNUM RE&TNUM	test number  MB instruction name  O result length
				337 338 339 340 341 342 343 344	RE&TNUM	DC DC DC DC DC	H' &TNUM' X' 00' X' &MB' CL8' &I NST'	test number  MB instruction name
				337 338 339 340 341 342 343 344 345 346	RE&TNUM	DC DC DC DC DC DC	H' &TNUM' X' 00' X' &MB' CL8' &INST' A(X&TNUM RE&TNUM &RESULT	MB instruction name  negative result length expected result
				337 338 339 340 341 342 343 344 345	RE&TNUM . * *	DC DC DC DC DC DC	H' &TNUM' X' 00' X' &MB' CL8' &I NST' A(X&TNUM RE&TNUM &RESULT	test number  MB instruction name  O result length

TOC	OD IECT CODE	A DDD 1	oaaav	СТМГ					
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				350 351 .*	DROP	R5			
				352 ·	MEND				
				354 * 355 * macro	to gen	erate table o	f pointers to individua	l tests	
				<b>356</b> *			•		
				357 358	MACRO PTTAB	LE			
				359 360	GBLA LCLA	&TNUM			
				361 &CUR	SETA	1			
				362 .* 363 TTABLE	DS	<b>OF</b>			
				364 . LOOP	ANOP	<b>J.</b>			
				365 .* 366	DC	A(T&CUR)	TEST &CUR		
				<b>367</b> .*					
				368 &CUR 369	AI F	&CUR+1 (&CUR LE &TN	(UM) . LOOP		
				370 * 371	DC		END OF TABLE		
				372	DC	A(0) A(0)	END OF TABLE		
				373 .* 374	MEND				
				3/1	WELLIND				

	0. 7. 0 zvector- e6-0	•		•			02 Jun 2024 15: 59: 01 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00001144	FFFFFFFF 0100FFFF			428+RE3	DC	XL16' FFFFFFF0100	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
00001144 0000114C	FFFFFFFF FFFFFFF			+			expected resurt	
00001154				429+*	DC	OE.		
00001154 00001154	E610 8EB0 2001		000010B0	430+X3 431+	DS VLEBRI	OF H V1, V1INPUT, 2	test instruction	
0000115A	07FB		00001010	432+	BR	R11	return	
0000115C				433+ 434	DROP VRX	R5 VLEBRH, 3, XL16' FFF	FFFFFFFF0100FFFFFFFFFFFFF	
00001160		00004400		<b>435</b> +	DS	OFD		
00001160 00001160	00001184	00001160		436+ 437+T4	USI NG DC	*, R5 A(X4)	base for test data and test routine address of test routine	
00001164	0004			438+	DC	H' 4'	test number	
00001166 00001167	00 03			439+ 440+	DC DC	X' 00' X' 3'	MB	
0001167	E5D3C5C2 D9C84040			441+	DC DC	CL8' VLEBRH'	instruction name	
00001170	0000010			442+ 443+ <b>RE</b> 4	DC DC	A(X4-RE4)	result length 0100FFFFFFFFFFFFFFF \	
00001174	FFFFFFF FFFF0100			445+RE4 +	DC	ALIO FFFFFFFFFF	expected result	
0000117C	FFFFFFFF FFFFFFFF			444.*			•	
00001184				444+* 445+ <b>X</b> 4	DS	<b>0F</b>		
00001184	E610 8EB0 3001		000010B0	446+		H V1, V1INPUT, 3	test instruction	
0000118A 0000118C	07FB			447+ 448+	BR DROP	R11 R5	return	
				449	VRX	VLEBRH, 4, XL16' FFF	FFFFFFFFFFFF0100FFFFFFFFFFF	
00001190 00001190		00001190		450+ 451+	DS USI NG	OFD * R5	base for test data and test routine	
00001190	000011B4	00001100		452+T5	DC	A(X5)	address of test routine	
00001194 00001196	0005 00			453+ 454+	DC DC	H' 5' X' 00'	test number	
00001197	04			<b>455</b> +	DC	X' 4'	MB	
00001198	E5D3C5C2 D9C84040 00000010			456+ 457+	DC DC	CL8' VLEBRH' A(X5-RE5)	instruction name result length	
				458+RE5	DC		FFFF0100FFFFFFFFFFF \	
	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			+			expected result	
JUUUTTAC	VIOUTET TETETE			459+*				
000011B4 000011B4	E610 QEDO 4001		000010B0	460+X5 461+	DS VI ERDI	OF H V1, V1INPUT, 4	tost instruction	
000011BA	E610 8EBO 4001 07FB		OUOUTODO	461+ 462+	BR	R11	test instruction return	
000011BC				463+ 464		R5		
000011C0				464 465+	VRX DS	OFD	FFFFFFFFFFFFFFFF0100FFFFFFFF	
000011C0	000011E4	000011C0		<b>466</b> +	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine	
000011C0 000011C4	000011E4 0006			467+T6 468+	DC DC	A(X6) H' 6'	address of test routine test number	
000011C6	00			469+	DC	X' 00'		
000011C7 000011C8	05 E5D3C5C2 D9C84040			470+ 471+	DC DC	X' 5' CL8' VLEBRH'	MB instruction name	
00001100 000011D0	00000010			472+	DC	A(X6-RE6)	result length	
000011 <b>D</b> 4	FFFFFFF FFFFFFF			473+RE6 +	DC	XL16' FFFFFFFFFFFF	FFFFFFF0100FFFFFFFF' \ expected result	
	FFFF0100 FFFFFFF						onpossed resure	
000011E4				474+* 475+X6	DS	<b>OF</b>		
OUUIILA				TIUTAU	טע	VI		

ASMA Ver.	0. 7. 0 zvector- e6- 0	1-loads (Z	vector E6	VRX loads)			02 Jun 2024 15: 59: 01 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001280 00001280 00001280	000012A4	00001280		526+ 527+ 528+T10	DS USING DC	0FD *, R5 A(X10)	base for test data and test routine address of test routine
00001284 00001286	000012A4 000A 00 01			529+ 530+ 531+	DC DC DC	H' 10' X' 00' X' 1'	test number  MB
00001288	E5D3C5C2 D9C74040 00000010			532+ 533+ 534+RE10	DC DC DC	CL8' VLEBRG' A(X10- RE10)	instruction name result length FFFF0706050403020100' \
	FFFFFFF FFFFFFF 07060504 03020100			535+*	DC	ALIO FIFIFIFIFIFI	expected result
000012AA	E610 8EBO 1002 07FB		000010В0	536+X10 537+ 538+	BR	OF G V1, V1INPUT, 1 R11	test instruction return
000012AC				539+ 540 * 541	DROP VRX DS		20100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	000012D4	000012B0		542+ 543+ 544+T11	USI NG DC	A(X11)	base for test data and test routine address of test routine
000012B7	000B 00 00			545+ 546+ 547+	DC DC DC	H' 11' X' 00' X' 0'	MB
	E5D3C5C2 D9C64040 00000010			548+ 549+ 550+RE11	DC DC DC	CL8' VLEBRF' A(X11-RE11) XL16' 03020100FFFFI	instruction name result length FFFFFFFFFFFFFFFF \
	03020100 FFFFFFFF FFFFFFFF FFFFFFFF			+ 551+*			expected result
000012DA	E610 8EB0 0003 07FB		000010B0	552+X11 553+ 554+	BR	OF F V1, V1INPUT, O R11	test instruction return
000012DC 000012E0				555+ 556 557+	DROP VRX DS	R5 VLEBRF, 1, XL16' FFFI OFD	FFFFF03020100FFFFFFFFFFFFFFF
	00001304 000C	000012E0		558+ 559+T12 560+	USING DC DC	*, R5 A(X12) H' 12'	base for test data and test routine address of test routine test number
000012E6 000012E7	00			561+ 562+ 563+	DC DC DC	X' 00' X' 1' CL8' VLEBRF'	MB instruction name
000012F0	00000010 FFFFFFF 03020100			564+ 565+RE12	DC DC	A(X12-RE12)	result length )100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
000012FC	FFFFFFF FFFFFFF			<b>566</b> +*	DC	OE .	capected resurt
	E610 8EB0 1003 07FB		000010B0	567+X12 568+ 569+ 570+	VLEBRI BR	OF F V1, V1INPUT, 1 R11 R5	test instruction return
00001310		00001010		571 572+	VRX DS	VLEBRF, 2, XL16' FFFI OFD	FFFFFFFFFFFF03020100FFFFFFFF
	00001334 000D	00001310		573+ 574+T13 575+	USING DC DC	*, R5 A(X13) H' 13'	base for test data and test routine address of test routine test number

	0. 7. 0 zvector- e6- 0	•		ŕ			02 Jun 2024 15: 59: 01 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001316	00			576+		X' 00'	
00001317	02 Especial Possible 1			577+			MB
00001318 00001320	E5D3C5C2 D9C64040 00000010			578+ 579+	DC DC	CL8' VLEBRF' A(X13-RE13)	instruction name
J0001320	0000010			579+ 580+RE13	DC DC	A(A13-KE13) XI 16' FFFFFFFFFFFF	result length FFFF03020100FFFFFFF' \
00001324	FFFFFFF FFFFFFF			+	ЪС		expected result
0000132C	03020100 FFFFFFF			·			capeccou resure
				<b>581</b> +*			
00001334				582+X13	DS	OF	
00001334	E610 8EB0 2003		000010B0	583+			test instruction
0000133A	07FB			584+	BR		return
0000133C				585+ 586	DROP VRX	R5 VIERDE 2 VI16' FFFI	FFFFFFFFFFFFFFFFFF03020100'
00001340				587+	DS	OFD	TFFFFFFFFFFFFFF03020100
00001340		00001340		588+	USING		base for test data and test routine
00001340	00001364	00001010		589+T14	DC	A(X14)	address of test routine
00001344	000E			<b>590</b> +	DC	H'14'	test number
00001346	00			591+	DC	X' 00'	
00001347	03			<b>592</b> +	DC		MB
00001348	E5D3C5C2 D9C64040			593+	DC		instruction name
00001350	0000010			594+		A(X14-RE14)	result length
00001354	FFFFFFF FFFFFFF			595+RE14	DC		FFFFFFFFFÖ3020100' \
	FFFFFFF 03020100			+			expected result
00001330	11111111 03020100			596+*			
00001364				597+X14	DS	<b>OF</b>	
00001364	E610 8EB0 3003		000010B0	598+			test instruction
0000136A	07FB			<b>599</b> +	BR	R11	return
0000136C				600+	DROP	<b>R5</b>	
				601 *	*/P.*/	WILDER A WILDIAG	
00001970				602	VRX		00000000010000000000000000000000
00001370 00001370		00001370		603+ 604+	DS USI NG	0FD * D5	base for test data and test routine
00001370	00001394	00001370		605+T15		A(X15)	address of test routine
00001374	000F			606+	DC		test number
00001376	00			607+		X' 00'	
00001377	01			<b>608</b> +	DC		M3
00001378	E5D3D3C5 C2D9E940			609+			instruction name
00001380	0000010			610+		A(X15-RE15)	result length
00001294	00000000 00000100			611+RE15	DC		01000000000000000000' \
00001384 0000138C				+			expected result
00001380				612+*			
00001394				613+X15	DS	0F	
00001394	E610 8EB0 1004		000010B0	614+			test instruction
0000139A	07FB			615+	BR		return
0000139C				616+		<b>R5</b>	
00001015				617	VRX		00000030201000000000000000000000
000013A0		00001010		618+	DS	OFD * DC	have Contact let
000013A0	00001204	000013A0		619+	USING		base for test data and test routine
000013A0 000013A4	000013C4 0010			620+T16 621+	DC DC		address of test routine test number
)00013A4 )00013A6	0010			622+		X' 00'	test number
000013A0	02			623+			MB
000013A8	E5D3D3C5 C2D9E940			624+	DC		instruction name
000013B0	00000010			625+	DC	A(X16-RE16)	result length
						•	<u> </u>

ASMA Ver.	0. 7. 0 zvector- e6-0	01-loads (Z	vector E6 \	/RX loads)			02 Jun 2024 15: 59: 01 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000013B4 000013BC	0000000 03020100 0000000 00000000			626+RE16 +	DC		01000000000000000000000' \ expected result
000013C4			00001000	627+* 628+X16		OF	
000013C4 000013CA 000013CC	E610 8EBO 2004 07FB		000010B0	629+ 630+ 631+	BR DROP	R11 R5	test instruction return
000013D0 000013D0		000013D0		632 633+ 634+	VRX DS USING	OFD	base for test data and test routine
000013D0 000013D4 000013D6	000013F4 0011 00			635+T17 636+ 637+	DC DC	A(X17)	address of test routine test number
000013D7 000013D8 000013E0	03 E5D3D3C5 C2D9E940 00000010			638+ 639+ 640+	DC DC	X' 3'	MB instruction name result length
000013E4 000013EC	07060504 03020100 00000000 00000000			641+RE17 +	DC	XL16' 0706050403020	0100000000000000000000000' \ expected result
000013EC 000013F4 000013F4	E610 8EB0 3004		000010B0	642+* 643+X17 644+		0F	test instruction
000013FA 000013FC	07FB		ООООТОВО	645+ 646+ 647	BR DROP	R11 R5	test instruction return 02010000000000000000000000000000000000
00001400 00001400 00001400	00001424	00001400		648+ 649+ 650+T18	DS USING	OFD *, R5	base for test data and test routine address of test routine
00001404 00001406 00001407	0012 00 06			651+ 652+ 653+	DC DC	H' 18' X' 00'	test number MB
00001408 00001410	E5D3D3C5 C2D9E940			654+ 655+ 656+RE18	DC DC	CL8' VLLEBRZ' A(X18- RE18)	instruction name result length 0000000000000000000000' \
	03020100 00000000 00000000 00000000			657+*			expected result
00001424 00001424 0000142A	E610 8EB0 6004 07FB		000010В0	658+X18 659+ 660+	<b>VLLEBR</b>		test instruction return
0000142C				661+ 662 * 663	DROP	R5	00010001000100010001000100'
00001430 00001430 00001430	00001454	00001430		664+ 665+ 666+T19	DS USING	OFD *, R5	base for test data and test routine address of test routine
00001434 00001436 00001437	0013 00 01			667+ 668+ 669+	DC DC	H' 19' X' 00'	test number  MB
00001437 00001438 00001440	E5D3C2D9 D9C5D740 00000010			670+ 671+ 672+RE19	DC DC	CL8' VLBRREP' A(X19- RE19)	instruction name result length 01000100010001000100' \
	01000100 01000100 01000100 01000100			+	DC		expected result
				673+*			


	0. 7. 0 zvector-e6-0	•		ŕ			02 Jun 2024 15: 59: 01 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
	001A			774+	DC	H' 26'	test number
	00			775+	DC	X' 00'	ND
0001587	E5D3C5D9 40404040			776+ 777+	DC DC	X' 1' CL8' VLER'	MB instruction name
	00000010			777+ 778+	DC DC	LLO VLEK	
0001330	00000010			779+RE26	DC	XI.16' 1415121310110	result length 08090607040502030001' \
0001594	14151213 10110809			+	DC	ALIO IIIOIZIOIOII	expected result
	06070405 02030001			·			
				<b>780</b> +*			
00015A4				781+X26	DS	<b>0F</b>	
	E610 8EB0 1007		000010B0	782+			test instruction
	07FB			<b>783</b> +	BR		return
00015AC				784+ 785	DROP	R5	415000010110405060700010909!
00015B0				786+	VRX DS	0FD	415080910110405060700010203'
00015B0		000015B0		787+	USING		base for test data and test routine
	000015D4	00001020		788+T27	DC	A(X27)	address of test routine
	001B			<b>789</b> +	DC	H' 27'	test number
	00			<b>790</b> +	DC	X' 00'	
00015B7				791+	DC	X' 2'	MB
	E5D3C5D9 40404040			792+	DC		instruction name
00015C0	00000010			793+	DC	A(X27-RE27)	result length 10110405060700010203' \
00015C4	12131415 08091011			794+RE27 +	DC	XL16 1213141508091	expected result
	04050607 00010203			т			expected resurt
0001000	01000007 00010200			795+*			
00015D4				796+X27	DS	<b>OF</b>	
	E610 8EB0 2007		000010B0	<b>797</b> +	<b>VLER</b>	V1, V1INPUT, 2	test instruction
	07FB			<b>798</b> +	BR		return
00015DC				799+	DROP	R5	24442424447222422224
0001550				800	VRX		011121314150001020304050607'
00015E0		00001550		801+ 802+	DS USING	OFD * DE	hase for test data and test mouting
000015E0 000015E0	00001604	000015E0		802+ 803+T28	DC DC	A(X28)	base for test data and test routine address of test routine
	00001004 001C			804+	DC	H' 28'	test number
	00			805+	DC	X' 00'	cese number
	03			806+	DC	X' 3'	MB
00015E8	E5D3C5D9 40404040			807+	DC	CL8' VLER'	instruction name
00015F0	0000010			808+	DC	A(X28-RE28)	result length
	00001011 10101117			809+RE28	DC	XL16' 0809101112131	14150001020304050607' \
				+			expected result
UUUISEC	00010203 04050607			810+*			
0001604				810+** 811+X28	DS	<b>0</b> F	
	E610 8EB0 3007		000010B0	812+			test instruction
	07FB			813+	BR	R11	return
000160C				814+	DROP	<b>R5</b>	
				815		<b>—</b>	
000160C				816	DC	F'O' END OF TA	ABLE
0001610	00000000			817	DC	F' 0'	
				818 *	of ===	ntono to indi-id1	Lload toot
				919 . tapie	or por	nters to individual	Toau test
				Q20 *			
0001614				820 * 821 F6TFSTS	DS	OF	
0001614				820 * 821 E6TESTS 822	DS PTTAB	OF LE	

M VCI.	0. 7. 0 zvector- e6	-01-10aus (Z	vector Eo	vita Tuaus)				UZ Jun	2024 15: 59: 01	rage	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		00000016	00000001	906 V22	EQU	22					
		00000017 00000018	00000001 00000001	907 V23 908 V24	EQU EQU	23 24					
		00000019 000001A	$00000001 \\ 00000001$	909 V25	E <b>Q</b> U E <b>Q</b> U	25 26					
		000001B	00000001	911 V27	EQU	27					
		0000001C 0000001D	00000001 00000001	912 V28 913 V29	EQU EQU	28 29					
		0000001E 0000001F	00000001 00000001	914 V30	EQU EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30 31					
		000001F	00000001	916		31					
				917	END						

		- e6- 01- l oads	•			ŕ								02	Jun	2024	15: 59:	: 01	Page	2
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFE	ERENCE	S													
EGI N	Ī	00000200	2	103	70	100	101	440												
recomme	F	000003D4	4	243	110	111		113												
ECNUM BTEST	C	0000106E 00000000	16 24	287 303	161 123	163	169	171												
STESTS	4 F	00001614	4	303 821	116															
DIT	X	00001014	18	282	162	170														
NDTEST	Ü	00000264	1	146	121	1.0														
)J	I	000003B8	4	233	149															
<b>DJPSW</b>	D	000003A8	8	231	233															
AILED	F	00001000	4	269	141	147														
ALLEGU	U	00000250	1	138	129															
AILPSW AILTEST	Д	000003C0	8	235	237															
MAGE	1	000003D0 00000000	4 5780	237 0	150															
MUL	Ü	0000000	3780	253	254	255	256													
64	Ü	00010000	1	255	~01	~00	~00													
3	X	00000007	1	307	168															
3	U	00100000	1	256																
SG	Ι	000002F0	4	197	180															
SGCMD	C	0000033A	9	223	210	211														
SGMSG	Ç	00000343	95	224	204	221	202													
SGMVC	Ţ	00000334	6	221	208															
SGOK SGRET	I	00000306 00000320	2	206 217	203 214															
SGSAVE	I E	00000320	4 4	217 220	200	217														
EXTE6	Ü	00000328	1	118	132	144														
PNAME	Č	000000000000000000000000000000000000000	8	309	166	111														
AGE	Ŭ	00001000	ĭ	254	100															
RT3	C	00001058	18	285	162	163	164	170	171	172										
RTLINE	C	00001004	16	274	281	179														
RTLNG	U	000003E	1	281	178															
RTMB	C	00001040	1	279	172															
RTNAME	C	0000102F	8	277																
RTNUM	C	00001014 00000000	3	275 863	164	110	113	140	1.11	177	170	181	107	200	202	204	206	217		
0 1	U U	0000000	1 1	864	64 147	110 148	179	140 211	221	1//	1/0	101	197	200	202	204	200	217		
10	Ü	00000001 0000000A	1	873	116	119	131	143	~~ I											
11	Ŭ	0000000B	î	874	125	126	402	417	432	447	462	477	492	<b>507</b>	<b>523</b>	<b>538</b>	<b>554</b>	<b>569</b>	<b>584</b>	
		200000	_		599	615	630	645	660	676	691	706	722	737	752	767	783	798	813	
12	U	000000C	1	875	-	-	-	-	-	-		-		-		-	_	_		
13	U	000000D	1	876																
14	Ü	000000E	1	877	400	4	40.	40-												
15	U	000000F	1	878	139		184		1 77	100	101	100	900	900	907	000	010	017	010	
2	U	00000002	1	865	160	161	168	169	1//	180	181	198	200	206	207	208	210	217	218	
5 [	U U	00000003 00000004	1	866 867																
	U	00000004	1	868	119	120	123	158	183	391	403	406	418	421	433	436	448	451	463	
			_	300	466	478	481	493	496	508	512	524	527	539	543	555	558	570	573	
					<b>585</b>	588	600	604	616	619	631	634	646	649	661	665	677	680	692	
					695	707	711	723	726	738	741	753	<b>756</b>	768	772	784	787	799	802	
					814															
6	<u>U</u>	00000006	1	869																
	U	0000007	1	870																
7					400	400	40.	40-	4 0 ~											
	U U	00000008 00000009	1	871 872	100 101	103 107	104 108	105	107											

ASMA Ver. 0.7.0	zvector	- eu- v1- 1 0a0s	S (Lvector		•	02 Jun 2024 15: 59: 01	Page 2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENC		
E10	X	00001294	16	<b>534</b>	533		
E11	X	000012C4	16	<b>550</b>	549		
E12	X	000012F4	16	<b>565</b>	<b>564</b>		
E13	X	00001324	16	<b>580</b>	<b>579</b>		
E14	X	00001354	16	595	594		
E15	X X	00001384	16	611	610		
E16	X	000013B4	16	626	625		
RE17	X	000013E4	16	641	640		
RE18 RE19	X X	$00001414 \\ 00001444$	16 16	656 672	655 671		
RE2	X	00001444	16	413	412		
RE20	X	00001114	16	687	686		
E21	X	00001474 000014A4	16	702	701		
RE22	X	000014D4	16	718	717		
RE23	X	00001504	16	733	732		
RE24	X	00001534	16	748	747		
RE25	X	00001564	16	<b>763</b>	762		
RE26	X X	00001594	16	779	778		
E27	X	000015C4	16	794	793		
RE28	X	000015F4	16	809	808		
EE3	X	00001144	16	428	427		
E4	X	00001174	16	443	442		
RE5 RE6	X X	000011A4 000011D4	16 16	458 473	457 472		
E7	X	00001104	16	488	472 487		
RE8	X	00001204	16	503	502		
RE9	X	00001264	16	519	518		
REG2LOW	Ü	000000DD	1	259	010		
REG2PATT	Ū	AABBCCDD	1	258			
RELEN	A	0000010	4	310			
RESULT	A	0000014	4	311	128		
RPTDWSAV	D	000002E0	8	190	177 181		
RPTERROR	Ī	00000272	4	157	139		
RPTSAVE	F	000002D4	4	187	157 184		
RPTSVR5	F	000002D8	4	188	158 183		
SVOLDPSW	U	00000140	0	66	004		
Γ1 Γ10	A A	000010D0 00001280	4	392 528	824 833		
Γ11 Γ11	A A	00001280 000012B0	4	544	834		
T <b>12</b>	A	000012B0	4	559	835		
113	Ä	00001210	4	<b>574</b>	836		
T14	A	00001340	4	589	837		
15	Ā	00001370	$ar{4}$	605	838		
<b>16</b>	A	000013A0	4	620	839		
17	A	000013D0	4	635	840		
118	A	00001400	4	650	841		
119	A	00001430	4	666	842		
2	A	00001100	4	407	825		
20	A	00001460	4	681	843		
<b>[21</b>	A	00001490	4	696	844		
[22 [23	A A	000014C0 000014F0	4	712 727	845 846		
[24	A A	000014F0	4	742	847		
<b>25</b>	A	00001520	4	757	848		
26	Ä	00001530	4	773	849		
27	Ä	000015B0	4	788	850		

SMA Ver. MACRO		REFER																	9: 01		
TTABLE RX	358 327	822 389 709	404 724	419 739	434 754	449 770	464 785	479 800	494	510	525	541	556	571	586	602	617	632	647	663	678



MA Ver. 0.7.0	zvector-e6-01-loads (Zvector E6 VRX loads)	02 Jun 2024 15: 59: 01 Page 29
STMT	FILE NAME	
/devstor/	dev/tests/zvector-e6-01-loads.asm	
NO ERRORS FO	OUND **	