IIA GF2 Software: Final Report

Tim Hillel (th389) Team 8 Downing College

Contents

1	Description	2
2	Development Style	2
3	My Contribution	2
4	Testing	3
5	Conclusions	3
A	Code Listings	4
В	Test Definition Files B.1 XOR Gate . B.1.1 Definition File B.1.2 Circuit Diagram B.2 4-bit Adder . B.2.1 Definition File B.2.2 Circuit Diagram B.3 Serial In Parallel Out Shift Register B.3.1 Definition File B.3.2 Circuit Diagram B.4 Gated D Latch B.4.1 Definition File B.4.2 Circuit Diagram	44 44 44 44 66 67 77 78
\mathbf{C}	EBNF	9
D	User Guide	10
${f E}$	File Listing	11

1 Description

Our logic simulator is able to simulate any number of circuits which include the following devices:

- Clocks
- Switches
- AND gates (Up to 16 inputs)
- NAND gates (Up to 16 inputs)
- OR gates (Up to 16 inputs)
- NOR gates (Up to 16 inputs)
- XOR gates
- D-Type flip-flops
- Signal generators

Figure 1: UML Class diagram of our logic simulator

2 Development Style

We split the development of our logic simulator into five major phases: specification, design, implementation, testing and maintenance. The timeframe was then decided for each task and each task was assigned to either a team member or the whole team, depending on the nature of the task.

Each member of the team was also assigned a general project role as follows:

Project manager: (T Hillel) - Responsible for project planning including delegation of tasks and ensuring that the project runs to the set timescale.

Programming administrator: (J Magee) - Responsible for upkeep of the project directory including performing builds and keeping legacy versions of the simulator.

Client representative: (M Jackson) - Responsible for ensuring that the project meets the client's requirements for the logic simulator as defined in Appendix A of the GF2 Project Handout.

We made significant use of git for revision control, as well as GitHub for tracking bugs in the software and features required by the client.

3 My Contribution

I took on responsibility for writing the names and scanner classes. In addition, I wrote approximately 25% of the parser class. Once the majority of the software was written, I designed a definition file for each error and warning our logic simulator can throw and then wrote a shell script which would attempt to run each definition file, and record the output from our logic simulator. The shell script can be found in code listing ??

4 Testing

We used two main tests of testing - unit and system testing - both of which are industry standard practices. For our unit testing, Martin wrote an errors class which compared the actual output from various units of code, to the expected output. For system testing I wrote a shell script which passed definition files to the logic simulator and recorded the output in a text file. There were two variatons on the shell script: One which ran known good definition files and therefore had to input the commands to run the simulation in addition to recording the output; Another which ran known bad definition files and only expected parsing errors which it recorded.

5 Conclusions

A Code Listings

Please see attatched Interim Report 2 for all code listings.

B Test Definition Files

Shown below are the test definition files for funcionality added in the maintenance phase of the project.

Please see attatched Interim Report 2 for test definition files for functions implemented up to section 10 of the project.

B.1 SIGGEN

B.1.1 Definition File

```
DEVICES
SIGGEN S1: 1 0 1 0 1 0 0 1 0 0 1 0 0;
SIGGEN S2: 1 1 1 0 0 1 0 1 0 1 0 1 0;

AND A1: 1 6;
END

CONNECTIONS
8 A1. I1=S1;
A1. I2=S2;
END

MONITORS
13 S1;
4 S2;
A1;
5 END
```

Listing 1: siggen.gf2 - Note defined a very long waveform to display ability to take waveform of arbritary length

B.1.2 Circuit Diagram




Figure 2: Circuit diagram of two Signal Generators conencted to a 2-input AND gate

C EBNF

```
specfile = devices connections monitors

devices = 'DEVICES' dev ';' {dev ';'} 'END'
connections = 'CONNECTIONS' {con ';'} 'END'
monitors = 'MONITORS' {mon ';'} 'END'

dev = clock | switch | gate | dtype | xor | siggen
con = devicename'. 'input '=' devicename['.'output]
mon = devicename['.'output]

devicename = letter {'_'|letter | digit}
input = 'I'('1'|'2'|'3'|'4'|'5'|'6'|'7'|'8'|'9'|
    '10'|'11'|'12'|'13|'|14'|'15'|'16')|'DATA'|'CLK'|'SET'|'CLEAR'
output = 'Q'['BAR']

clock = 'CLOCK' devicename': 'digit { digit }
switch = 'SWITCH' devicename': '('0'|'1')
gate = ('AND'|'NAND'|'OR'|'NOR') devicename': '('1'|'2'|'3'|'4'|'5'|'6'|'7'|'8'|
    '9'|'10'|'11'|'12'|'13'|'14'|'15'|'16')
dtype = 'DTYPE' devicename
xor = 'XOR' devicename
siggen = 'SIGGEN' devicename': '('0'|'1') {'0'|'1'}
```

Listing 2: EBNF

D User Guide

E File Listing