ALLEGREXTM Instruction Manual

© 2005 Sony Computer Entertainment Inc. All Rights Reserved. SCE Confidential

Table of Contents

м	PS Instructions	G
1711	add	
	addi	
	addiu	
	addu	
	and	
	andi	
	bc1f	13
	bc1fl	14
	bc1t	16
	be1tl	17
	beq	19
	beql	20
	bgez	21
	bgezal	22
	bgezall	23
	bgezl	25
	bgtz	26
	bgtzl	27
	blez	28
	blezl	29
	bltz	30
	bltzal	
	bltzall	
	hltzl	33
	bne	00
	bnel	
	break	
	cfc1	
	ete1	
	div	
	divu	41

eret	42
j	43
jal	44
jalr	45
jr	46
lb	47
lbu	48
lh	49
lhu	50
lui	51
lw	52
lwc1	53
lwl	54
lwr	56
mfc0	58
mfc1	59
mfhi	60
mflo	61
mtc0	62
mtc1	63
mthi	64
mtlo	65
mult	66
multu	67
nop	
nor	
or	
ori	
sb	
sh	
sll	
sllv	
slt	
slti	
sltiu	
sltusltu	
~	


	sra	80
	srav	81
	srl	82
	srlv	83
	sub	84
	subu	85
	sw	86
	swc1	87
	swl	88
	swr	90
	syscall	92
	xor	93
	xori	94
AL	LEGREX™ Instructions	95
	clo	96
	clz	97
	madd	98
	maddu	99
	msub	100
	msubu	101
	max	102
	min	
	movn	104
	movz	
	ext	
	ins	107
	seb	108
	seh	
	bitrev	
	rotr	
	rotry	
	wsbh	
	wsbw	
	cache : Index Invalidate (I)	
	cache : Index Unlock (I)	
	cache : Hit Invalidate (I)	
	VIAVILIA : 1119 1119 (111M(19)) VI	1 1 1

cache : Fill (I)	118
cache : Fill with Lock (I)	119
cache : Index Writeback Invalidate (D)	120
cache : Index Unlock (D)	121
cache : Create Dirty Exclusive (D)	122
cache : Hit Invalidate (D)	123
cache : Hit WriteBack (D)	124
cache : Hit WriteBack Invalidate(D)	125
cache: Create Dirty Exclusive with Lock (D)	126
cache : Fill (D)	127
cache : Fill with Lock (D)	128
sync	130
11	131
sc	132
Virtual—Physical Address Map	133
CACHE Instruction func Code Table	134
CPU Instruction Set Code Table	135

MIPS Instructions

add

Add



MIPS I

Syntax:

```
add rd, rs, rt
```

Description:

The contents of registers rs and rt are added together and the result is stored in register rd. If a two's complement overflow occurs, an exception is generated.

Operation:

```
\begin{array}{l} temp \;\leftarrow\; (GPR[rs]_{31} \,||\; GPR[rs]_{31..0}) + (GPR[rt]_{31} \,||\; GPR[rt]_{31..0}) \\ if (temp_{32} \;\neq\; temp_{31}) \; then \\ SignalException(IntegerOverflow) \\ else \\ GPR[rd] \;\leftarrow\; temp \\ endif \end{array}
```

Exceptions:

Integer Overflow exception

addi

Add Immediate



MIPS I

Syntax:

```
addi rt, rs, immediate
```

Description:

The 16-bit immediate field is sign-extended to 32 bits and added to register rs. The 32-bit result is stored in register rt.

If a two's complement overflow occurs, an exception is generated.

Operation:

```
\begin{array}{l} temp \;\leftarrow\; (GPR[rs]_{31} \,||\, GPR[rs]_{31..0}) \; + \; sign\_extend (immediate) \\ if (temp_{32} \;\neq\; temp_{31}) \; then \\ SignalException (IntegerOverflow) \\ else \\ GPR[rt] \;\leftarrow\; temp \\ endif \end{array}
```

Exceptions:

Integer Overflow exception

addiu

Add Immediate Unsigned



MIPS I

Syntax:

addiu rt, rs, immediate

Description:

The 16-bit immediate field is sign-extended to 32 bits and added to register rs. The 32-bit result is stored in register rt.

No exception is generated even if an overflow occurs.

Operation:

$$\begin{array}{l} temp \; \leftarrow \; GPR[rs] + sign_extend(immediate) \\ GPR[rt] \; \leftarrow \; temp \end{array}$$

Exceptions:

addu

Add Unsigned



MIPS I

Syntax:

addu rd, rs, rt

Description:

The contents of registers rs and rt are added together and the result is stored in register rd.

No exception is generated even if a two's complement overflow occurs.

Operation:

$$\begin{array}{l} temp \, \leftarrow \, GPR[rs] + GPR[rt] \\ GPR[rd] \leftarrow temp \end{array}$$

Exceptions:

and

AND



MIPS I

Syntax:

and rd, rs, rt

Description:

A bitwise AND (logical product) is performed for the contents of registers rs and rt and the result is stored in register rd.

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

Operation:

 $GPR[rd] \leftarrow GPR[rs]$ and GPR[rt]

Exceptions:

andi

AND Immediate



MIPS I

Syntax:

andi rt, rs, immediate

Description:

The 16-bit immediate field is zero-extended, and a bitwise AND (logical product) is performed between the zero-extended value and the contents of register rs. The result is stored in register rt.

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1


Operation:

 $GPR[rt] \leftarrow GPR[rs]$ and zero_extend(immediate)

Exceptions:

bc1f

Branch on FPU False



MIPS I

FPU

Syntax:

bc1f offset

Description:

When the FPU condition is false, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

To change the FPU condition, at least one nop is required between the FPU instruction that changes the condition and the bc1f instruction.

A nop is automatically inserted by the compiler.

The bc1f instruction cannot be placed in the delay slot of a branch/jump instruction.

The ctc1 instruction cannot be placed in the delay slot of the bc1f instruction.

Operation:


```
\begin{split} I-1: & condition \leftarrow notCOC[1] \\ I: & target\_offset \leftarrow sign\_extend(offset || 0^2) \\ I+1: & if (condition) then & PC \leftarrow PC + target\_offset \\ endif \end{split}
```

Exceptions:

Coprocessor Unusable exception

bc1fl

Branch on FPU False Likely



MIPS II

FPU

Syntax:

bc1fl offset

Description:

When the FPU condition is false, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

To change the FPU condition, at least one nop is required between the FPU instruction that changes the condition and the bc1fl instruction.

A nop is automatically inserted by the compiler.

The bc1fl instruction cannot be placed in the delay slot of a branch/jump instruction.

The ctc1 instruction cannot be placed in the delay slot of the bc1fl instruction.

Operation:


```
\begin{split} I-1: & condition \leftarrow notCOC[1] \\ I: & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ I+1: & if (condition) then & PC \leftarrow PC + target\_offset \\ & else & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

Coprocessor Unusable exception

bc1t

Branch on FPU True



MIPS I

FPU

Syntax:

bc1t offset

Description:

When the FPU condition is true, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

To change the FPU condition, at least one nop is required between the FPU instruction that changes the condition and the bc1t instruction.

A nop is automatically inserted by the compiler.

The bclt instruction cannot be placed in the delay slot of a branch/jump instruction.

The ctc1 instruction cannot be placed in the delay slot of the bc1t instruction.

Operation:


```
\begin{split} I-1: & \quad condition \leftarrow COC[1] \\ I: & \quad target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ I+1: & \quad if (condition) \ then \\ & \quad PC \leftarrow PC + target\_offset \\ end if \end{split}
```

Exceptions:

Coprocessor Unusable exception

bc1tl

Branch on FPU True Likely



MIPS II

FPU

Syntax:

bc1tl offset

Description:

When the FPU condition is true, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

To change the FPU condition, at least one nop is required between the FPU instruction that changes the condition and the bc1tl instruction.

A nop is automatically inserted by the compiler.

The bc1tl instruction cannot be placed in the delay slot of a branch/jump instruction.

The ctc1 instruction cannot be placed in the delay slot of the bc1tl instruction.

Operation:

```
\begin{split} I-1: & condition \leftarrow COC[1] \\ I: & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ I+1: & if (condition) then & PC \leftarrow PC + target\_offset \\ else & NullifyCurrentInstruction() \\ endif \end{split}
```

Exceptions:

Coprocessor Unusable exception

beq

Branch on Equal



MIPS I

Syntax:

```
beg rs, rt, offset
```

Description:

When register rs is equal to register rt, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The beq instruction cannot be placed in the delay slot of a branch/jump instruction.

Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset || \ 0^2) \\ & condition \leftarrow (GPR[rs]=GPR[rt]) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

beql

Branch on Equal Likely



MIPS II

Syntax:

```
beql rs, rt, offset
```

Description:

When register rs is equal to register rt, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The beql instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_off \ set \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs]=GPR[rt]) \\ I+1: & if \ (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

bgez

Branch on Greater than or Equal to Zero



MIPS I

Syntax:

```
bgez rs, offset
```

Description:

When register rs is greater than or equal to zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The bgez instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow (GPR[rs] \geq 0^{32}) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bgezal

Branch on Greater than or Equal to Zero And Link



MIPS I

Syntax:

bgezal rs, offset

Description:

When register rs is greater than or equal to zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

The address of the instruction following the delay slot is stored in register r31 (the link register).

Restrictions:

The bgezal instruction cannot be placed in the delay slot of a branch/jump instruction.

The register r31 (link register) cannot be specified for the register rs.

The instruction for changing the register r31 (link register) cannot be placed in the delay slot of the bgezal instruction.

Operation:

```
\begin{split} & I: \\ & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs] \geq 0^{32}) \\ & GPR[31] \leftarrow PC + 8 \\ & I+1: \\ & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bgezall

Branch on Greater than or Equal to Zero And Link Likely



MIPS II

Syntax:

bgezall rs, offset

Description:

When register rs is greater than or equal to zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. The address of the instruction following the delay slot is stored in register r31 (the link register). If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The bgezall instruction cannot be placed in the delay slot of a branch/jump instruction.

The register r31 (link register) cannot be specified for the register rs.

The instruction for changing the register r31 (link register) cannot be placed in the delay slot of the bgezall instruction.


Operation:

```
\begin{split} I: & & target\ offset\ \leftarrow\ sign\_extend(offset\ ||\ 0^2)\\ & condition\ \leftarrow\ (GPR[rs]\ge 0^{32})\\ & & GPR[31]\ \leftarrow\ PC+8\\ I+1: & & if\ (condition)\ then\\ & & PC\ \leftarrow\ PC+target\_offset\\ & else\\ & & NullifyCurrentInstruction()\\ & endif \end{split}
```

Exceptions:

bgezl

Branch on Greater than or Equal to Zero Likely



MIPS II

Syntax:

```
bgezl rs, offset
```

Description:

When register rs is greater than or equal to zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The bgezl instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow (GPR[rs] \geq 0^{32}) \\ I+1: & if (condition) then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

bgtz

Branch on Greater Than Zero



MIPS I

Syntax:

```
bgtz rs,offset
```

Description:

When register rs is greater than zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The bgtz instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow (GPR[rs] > 0^{32}) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bgtzl

Branch on Greater Than Zero Likely



MIPS II

Syntax:

```
bgtzl rs,offset
```

Description:

When register rs is greater than zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The bgtzl instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} & I: \\ & target\_offset \leftarrow sign\_extend(offset || \ 0^2) \\ & condition \leftarrow (GPR[rs] > 0^{32}) \\ & I+1: \\ & if \ (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

blez

Branch on Less than or Equal to Zero



MIPS I

Syntax:

```
blez rs, offset
```

Description:

When register rs is less than or equal to zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The blez instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow (GPR[rs] \leq 0^{32}) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

blezi

Branch on Less than or Equal to Zero Likely



MIPS II

Syntax:

```
blezl rs, offset
```

Description:

When register rs is less than or equal to zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The blezl instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & condition \leftarrow (GPR[rs] \leq 0^{32}) \\ I+1: & if (condition) then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

bltz

Branch on Less Than Zero



MIPS I

Syntax:

```
bltz rs, offset
```

Description:

When register rs is less than zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The bltz instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset || \ 0^2) \\ & condition \leftarrow (GPR[rs] < 0^{32}) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bltzal

Branch on Less Than Zero And Link



MIPS I

Syntax:

```
bltzal rs, offset
```

Description:

When register rs is less than zero, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

The address of the instruction following the delay slot is stored in register r31 (the link register).

Restrictions:

The bltzal instruction cannot be placed in the delay slot of a branch/jump instruction.

The register r31 (link register) cannot be specified for the register rs.

The instruction for changing the register r31 (link register) cannot be placed in the delay slot of the bltzal instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset || \ 0^2) \\ & condition \leftarrow (GPR[rs] < 0^{32}) \\ & GPR[31] \leftarrow PC + 8 \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bltzall

Branch on Less Than Zero And Link Likely



MIPS II

Syntax:

```
bltzall rs, offset
```

Description:

When register rs is less than zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. The address of the instruction following the delay slot is stored in register r31 (the link register). If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The bltzall instruction cannot be placed in the delay slot of a branch/jump instruction.

The register r31 (link register) cannot be specified for the register rs.

The instruction for changing the register r31 (link register) cannot be placed in the delay slot of the bltzall instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs] < 0^{32}) \\ & GPR[31] \leftarrow PC + 8 \\ I+1: & if (condition) then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

bltzl

Branch on Less Than Zero Likely



MIPS II

Syntax:

```
bltzl rs, offset
```

Description:

When register rs is less than zero, the program branches with a one instruction delay to the branch target address. The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value. If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The bltzl instruction cannot be placed in the delay slot of a branch/jump instruction.

Operation:

```
\begin{split} & I: \\ & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs] < 0^{32}) \\ & I+1: \\ & if (condition) then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

bne

Branch on Not Equal



MIPS I

Syntax:

```
bne rs, rt, offset
```

Description:

When register rs is not equal to register rt, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

Restrictions:

The BNE instruction cannot be placed in the delay slot of a branch/jump instruction.

Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs] \neq GPR[rt]) \\ I+1: & if (condition) \ then \\ & PC \leftarrow PC + target\_offset \\ & end if \end{split}
```

Exceptions:

bnel

Branch on Not Equal Likely



MIPS II

Syntax:

```
bnel rs, rt, offset
```

Description:

When register rs is not equal to register rt, the program branches with a one instruction delay to the branch target address.

The branch target address is the sum of the PC and the 16-bit offset after it is shifted left two bits and sign-extended to a 32 bit value.

If the branch is not taken, the instruction in the branch delay slot is discarded.

Restrictions:

The BNEL instruction cannot be placed in the delay slot of a branch/jump instruction.


Operation:

```
\begin{split} I: & target\_offset \leftarrow sign\_extend(offset \parallel 0^2) \\ & condition \leftarrow (GPR[rs] \neq GPR[rt]) \\ I+1: & if (condition) then \\ & PC \leftarrow PC + target\_offset \\ & else \\ & NullifyCurrentInstruction() \\ & endif \end{split}
```

Exceptions:

break

Break Point



MIPS I

Syntax:

break code

Description:

A breakpoint exception is generated and control is immediately passed to the exception handler

The code field can contain any arbitrary value.

Operation:

SignalException(Breakpoint)

Exceptions:

Break Point exception

cfc1

Move Control from FPU



MIPS I

FPU

Syntax:

Description:

The contents of FPU control register fs are transferred to CPU register rt. This instruction is only defined when fs is 0 or 31.

Restrictions:

Only 0 or 31 is valid for fs.

Operation:

$$\begin{split} & I: \\ & temp \leftarrow FCR[fs] \\ & I+1: \\ & GPR[rt] \leftarrow temp \end{split}$$

Exceptions:

Coprocessor Unusable exception

ctc1

Move Control to FPU



MIPS I

FPU

Syntax:

ctc1 rt,fs

Description:

The contents of CPU register rt are transferred to FPU control register fs.

This instruction is only defined when fs is 31.

A Floating-Point exception will occur if any Cause bit and its corresponding Enable bit of FCR31 get set to 1 as a result of executing this instruction.

After this instruction completes, the FPU pipeline will stall until the updated control register settings are reflected.

Restrictions:

Only 31 is valid for fs.

The ctc1 instruction cannot be executed continuously after the ctc1 instruction which causes an exception.

After executing the ctc1 instruction, at least one nop is required until executing an instruction for referring to FCR31.

Operation:

$$I: \\ temp \leftarrow GPR[rt] \\ I+1: \\ FCR[fs] \leftarrow temp \\ COC[1] \leftarrow FCR[fs]_{23}$$

Exceptions:


Coprocessor Unusable exception Floating-Point exception

FPU Exceptions:

Unimplemented Operation exception
Invalid Operation exception
Division By Zero exception
Inexact exception
Overflow exception
Underflow exception

div

Divide



MIPS I

Syntax:

Description:

The contents of register rs are divided by the contents of register rt. The 32-bit quotient is stored in special register LO, and the 32-bit remainder is stored in special register HI. The operands are treated as signed integers.


Operation:

$$\begin{aligned} \mathbf{q} &\leftarrow \operatorname{GPR[rs]} / \operatorname{GPR[rt]} \\ \operatorname{LO} &\leftarrow \mathbf{q} \\ \mathbf{r} &\leftarrow \operatorname{GPR[rs]} \% \operatorname{GPR[rt]} \\ \operatorname{HI} &\leftarrow \mathbf{r} \end{aligned}$$

Exceptions:

divu

Divide Unsigned



MIPS I

Syntax:

divu rs, rt

Description:

The contents of register rs are divided by the contents of register rt.

The 32-bit quotient is stored in special register LO, and the 32-bit remainder is stored in special register HI. The operands are treated as unsigned integers.


Operation:

$$\begin{array}{l} q \leftarrow (0 \parallel GPR[rs]) \, / \, (0 \parallel GPR[rt]) \\ LO \leftarrow q \\ r \leftarrow (0 \parallel GPR[rs]) \, \% \, (0 \parallel GPR[rt]) \\ HI \leftarrow r \end{array}$$

Exceptions:

eret

Exception Return



MIPS III

Syntax:

eret

Description:

Return from interrupt, exception, or error. The LLbit is cleared to 0.

There is no delay slot of a branch/jump instruction, and the instruction immediately following the eret instruction is discarded.

Restrictions:

Do not place this instruction in the delay slot of a branch/jump instruction.

Two nops are required when an eret instruction follows an mtc0 instruction.

Operation:


```
if (StatusERL = 1) then
PC \leftarrow ErrorEPC
StatusERL \leftarrow 0
else
PC \leftarrow EPC
StatusEXL \leftarrow 0
endif
LLbit \leftarrow 0
```

Exceptions:

Coprocessor Unusable exception

i

Jump



MIPS I

Syntax:

j target

Description:

The program jumps with a one instruction delay to the destination address. The destination address is formed by shifting the 26-bit target left two bits and concatenating it with the high-order 4 bits of the PC.


Operation:

```
\begin{split} &I: \\ & temp \leftarrow target \\ &I+1: \\ &PC \leftarrow PC_{31..28} \parallel temp \parallel 0^2 \end{split}
```

Exceptions:

jal

Jump And Link



MIPS I

Syntax:

jal target

Description:

The program jumps with a one instruction delay to the destination address. The destination address is formed by shifting the 26-bit target left two bits and concatenating it with the high-order 4 bits of the PC. The address of the instruction following the delay slot is stored in r31 (the link register).

Restrictions:

The instruction for changing the register r31 (link register) cannot be placed in the delay slot of the jal instruction.


Operation:

```
\begin{split} I: & & GPR[31] \leftarrow PC + 8 \\ & temp \leftarrow target \\ I+1: & & PC \leftarrow PC_{31..28} \parallel temp \parallel 0^2 \end{split}
```

Exceptions:

jalr

Jump And Link Register



MIPS I

Syntax:

Description:

The program jumps with a one instruction delay to the address in the rs register. The address of the instruction following the delay slot is stored in register rd. If rd is not specified, it is assumed to be r31 by default.

Restrictions:

The same register cannot be specified for rd and rs.

The instruction for changing the register rd or the register rs cannot be placed in the delay slot of the jalr instruction.


Operation:

```
\begin{split} \text{I:} & & \text{temp} \leftarrow \text{GPR[rs]} \\ & & \text{GPR[rd]} \leftarrow \text{PC} + 8 \\ \text{I + 1:} & & \text{PC} \leftarrow \text{temp} \end{split}
```

Exceptions:

ir

Jump Register



MIPS I

Syntax:

Description:

The program jumps with a one instruction delay to the address in the rs register.

Operation:

$$\begin{split} & I: \\ & temp \leftarrow GPR[rs] \\ & I+1: \\ & PC \leftarrow temp \end{split}$$

Exceptions:

lb

Load Byte



MIPS I

Syntax:

lb rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The byte in memory at that address is sign-extended and loaded into register rt.

Operation:

```
vAddr \leftarrow sign\_extend(offset) + GPR[base]
(pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD)
pAddr \leftarrow pAddr_{PSIZE-1...2} \parallel (pAddr_{1...0} xor ReverseEndian^2)
memword \leftarrow LoadMemory(CCA, BYTE, pAddr, vAddr, DATA)
byte \leftarrow vAddr_{1...0} xor ReverseEndian^2
GPR[rt] \leftarrow sign\_extend(memword_{7+8*byte..8*byte})
```

Exceptions:

lbu

Load Byte Unsigned



MIPS I

Syntax:

lbu rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The byte in memory at that address is zero-extended and loaded into register rt.

Operation:

```
vAddr \leftarrow sign\_extend(offset) + GPR[base]
(pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD)
pAddr \leftarrow pAddr_{PSIZE-1...2} \parallel (pAddr_{1...0} xor ReverseEndian^2)
memword \leftarrow LoadMemory(CCA, BYTE, pAddr, vAddr, DATA)
byte \leftarrow vAddr_{1...0} xor ReverseEndian^2
GPR[rt] \leftarrow zero\_extend(memword_{7+8*byte...8*byte})
```

Exceptions:

lh

Load Halfword



MIPS I

Syntax:

lh rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The halfword in memory at that address is sign-extended and loaded into register rt.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0 \neq 0) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) . \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \ xor \ (ReverseEndian \parallel 0)) \\ memword \leftarrow LoadMemory(CCA, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1..0} \ xor \ (ReverseEndian \parallel 0) \\ GPR[rt] \leftarrow sign\_extend(memword_{15+8*byte..8*byte}) \end{array}
```

Exceptions:

lhu

Load Halfword Unsigned



MIPS I

Syntax:

lhu rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The halfword in memory at that address is zero-extended and loaded into register rt.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0 \neq 0) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \ xor \ (ReverseEndian \parallel 0)) \\ memword \leftarrow LoadMemory(CCA, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1..0} \ xor \ (ReverseEndian \parallel 0) \\ GPR[rt] \leftarrow zero\_extend(memword_{15+8*byte..8*byte}) \end{array}
```

Exceptions:

lui

Load Upper Immediate



MIPS I

Syntax:

lui rt, immediate

Description:

The 16-bit immediate value is shifted left by 16 bits to produce a 32-bit word. The low-order 16 bits are set to 0 and the result is stored in register rt.

Operation:

 $GPR[rt] \leftarrow immediate \parallel 0^{16}$

Exceptions:

lw

Load Word



MIPS I

Syntax:

lw rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The word in memory at that address is loaded into register rt.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_{1..0} \neq 0^2) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ memword \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr, DATA) \\ GPR[rt] \leftarrow memword \\ \end{array}
```

Exceptions:

lwc1

Load Word to FPU



MIPS I

FPU

Syntax:

lwc1 ft, offset (base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The word in memory at that address is loaded into FPU register ft.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base]; \\ if (vAddr_{1...0} \neq 0^2) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ memword \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr, DATA) \\ StoreFPR(ft, UNINTERPRETED\_WORD, memword) \end{array}
```

Exceptions:

Coprocessor Unusable exception

Address Error exception

Bus Error exception

lwl

Load Word Left



MIPS I


Syntax:

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The word in memory at that address is shifted left so that the byte at that address is at the leftmost end of the word.

The result of the shift operation is merged into register rt.



Operation:

```
\begin{split} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ if (BigEndianMem=0) then \\ pAddr \leftarrow pAddr_{PSIZE-1...2} \mid\mid 0^2 \\ endif \\ byte \leftarrow vAddr_{1..0} \ xor \ ReverseEndian^2 \\ memword \leftarrow LoadMemory(CCA, byte, pAddr, vAddr, DATA) \\ temp \leftarrow memword_{7+8*byte...0} \mid\mid GPR[rt]_{23-8*byte...0} \\ GPR[rt] \leftarrow temp \end{split}
```

Exceptions:

lwr

Load Word Right



MIPS I

Syntax:


lwr rt,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The word in memory at that address is shifted right so that the byte at that address is at the rightmost end of the word.

The result of the shift operation is merged into register rt.



Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD) \\ if (BigEndianMem=0) then \\ pAddr \leftarrow pAddr_{PSIZE-1...2} \mid\mid 0^2 \\ endif \\ byte \leftarrow vAddr_{1..0} \ xor \ ReverseEndian^2 \\ memword \leftarrow LoadMemory(CCA, byte, pAddr, vAddr, DATA) \\ temp \leftarrow memword_{31...32-8*byte...0} \mid\mid GPR[rt]_{31-8*byte...0} \\ GPR[rt] \leftarrow temp \\ \end{array}
```

Exceptions:

Address Error exception

Bus Error exception

mfc0

Move From Coprocessor0



MIPS I

Syntax:

mfc0 rt,rd

Description:

The contents of CPO register rd are transferred to CPU register rt.

Operation:

 $data \leftarrow CPOR[rd]$ $GPR[rt] \leftarrow data$

Exceptions:

Coprocessor Unusable exception

mfc1

Move From FPU



MIPS I

FPU

Syntax:

mfc1 rt,fs

Description:

The contents of FPU general purpose register fs are transferred to CPU register rt.

Operation:


 $\begin{aligned} \text{data} &\leftarrow \text{ValueFPR(fs,UNINTERPRETED_WORD)} \\ \text{GPR[rt]} &\leftarrow \text{data} \end{aligned}$

Exceptions:

Coprocessor Unusable exception

mfhi

Move From HI Register



MIPS I

Syntax:

mfhi rd

Description:

The contents of special register HI are transferred to register rd.


Operation:

 $GPR[rd] \leftarrow HI$

Exceptions:

mflo

Move From LO Register



MIPS I

Syntax:

mflo rd

Description:

The contents of special register LO are transferred to register rd.


Operation:

 $\mathrm{GPR}[\mathrm{rd}] \leftarrow \mathrm{LO}$

Exceptions:

mtc0

Move To Coprocessor0



MIPS I

Syntax:

mtc0 rt,rd

Description:

The contents of CPU register rt are transferred to CPO register rd.

Operation:


 $\begin{array}{l} DATA \leftarrow GPR[rt] \\ CP0R[rd] \leftarrow DATA \end{array}$

Exceptions:

Coprocessor Unusable exception

mtc1

Move To FPU



MIPS I

FPU

Syntax:

mtc1 rt,fs

Description:

The contents of CPU register rt are transferred to FPU general-purpose register fs.

Operation:


 $\begin{aligned} & \text{data} \leftarrow \text{GPR[rt]}_{31..0} \\ & \text{StoreFPR(fs,UNINTERPRETED_WORD,data)} \end{aligned}$

Exceptions:

Coprocessor Unusable exception

mthi

Move To HI Register



MIPS I

Syntax:

mthi rs

Description:

The contents of register rs are transferred to special register HI.


Operation:

 $HI \leftarrow GPR[rs]$

Exceptions:

mtlo

Move To LO Register



MIPS I

Syntax:

mtlo rs

Description:

The contents of register rs are transferred to special register LO.


Operation:

 $LO \leftarrow GPR[rs]$

Exceptions:

mult

Multiply



MIPS I

Syntax:

mult rs, rt

Description:

The contents of register rs are multiplied by the contents of register rt and the 64-bit result is stored in special registers HI and LO. The operands are treated as signed integers.


Operation:

$$\begin{array}{l} temp \leftarrow (GPR[rs] \times GPR[rt]) \\ HI \leftarrow temp_{63..32} \\ LO \leftarrow temp_{31..0} \end{array}$$

Exceptions:

multu

Multiply Unsigned



MIPS I

Syntax:

multu rs, rt

Description:

The contents of register rs are multiplied by the contents of register rt and the 64-bit result is stored in special registers HI and LO. The operands are treated as unsigned integers.


Operation:

 $\begin{array}{l} temp \leftarrow (GPR[rs] \times GPR[rt]) \\ HI \leftarrow temp_{63..32} \\ LO \leftarrow temp_{31..0} \end{array}$

Exceptions:

nop

No Operation



MIPS I

Syntax:

nop

Description:

This instruction does nothing. It is interpreted by the actual hardware as "SLL r0, r0, 0".


Operation:

None

Exceptions:

nor

NOR



MIPS I

Syntax:

nor rd, rs, rt

Description:

A bitwise NOR (negative OR) is performed for the contents of registers rs and rt and the result is stored in register rd.

X	Y	X NOR Y
0	0	1
0	1	0
1	0	0
1	1	0


Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ nor } GPR[rt]$

Exceptions:

or

OR



MIPS I

Syntax:

or rd, rs, rt

Description:

A bitwise OR (logical sum) is performed for the contents of registers rs and rt and the result is stored in register rd.

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ or } GPR[rt]$

Exceptions:

ori

OR Immediate



MIPS I

Syntax:

ori rt, rs, immediate

Description:

The 16-bit immediate field is zero-extended and a bitwise OR (logical sum) is performed with the contents of register rs. The result is stored in register rt.

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

Operation:

 $GPR[rt] \leftarrow GPR[rs] \ or \ zero_extend(immediate)$

Exceptions:

sb

Store Byte



MIPS I

Syntax:

sb rt, offset (base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The low-order byte of register rt is stored in memory at that address.

Bus error exceptions will not be reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, STORE) \\ pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \ xor \ ReverseEndian^2) \\ bytesel \leftarrow vAddr_{1..0} \ xor \ ReverseEndian^2 \\ dataword \leftarrow GPR[rt]_{31-8*bytesel..0} \parallel 0^{8*bytesel} \\ StoreMemory(CCA, BYTE, dataword, pAddr, vAddr, DATA) \\ \end{array}
```

Exceptions:

Address Error exception

sh

Store HalfWord



MIPS I

Syntax:

```
sh rt, offset (base)
```

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The low-order halfword of register rt is stored in memory at that address.

Bus error exceptions will not be reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.

Operation:

```
 \begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_0 \neq 0) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, STORE) \\ pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \ xor \ (ReverseEndian \parallel 0)) \\ bytesel \leftarrow vAddr_{11..0} \ xor \ (ReverseEndian \parallel 0) \\ dataword \leftarrow GPR[rt]_{31-8*bytesel..0} \parallel 0^{8*bytesel} \\ StoreMemory(CCA, HALFWORD, dataword, pAddr, vAddr, DATA) \\ \end{array}
```

Exceptions:

Address Error exception

sll

Shift Left Logical



MIPS I

Syntax:

Description:

The contents of register rt are shifted left sa bits. Zeroes are inserted into the low-order bit positions from the right.

The 32-bit result is stored in register rd.

Operation:

$$\begin{array}{l} s \leftarrow sa \\ temp \leftarrow GPR[rt]_{(31-s)..0} \parallel 0^s \\ GPR[rd] \leftarrow temp \end{array}$$

Exceptions:

sllv

Shift Left Logical Variable



MIPS I

Syntax:

Description:

The contents of register rt are shifted left. Zeroes are inserted into the low-order bit positions from the right. The shift amount is specified by the low-order 5 bits of register rs.

The 32-bit result is stored in register rd.

Operation:

$$\begin{split} s \leftarrow GPR[rs]_{4..0} \\ temp \leftarrow GPR[rt]_{(31-s)..0} \parallel 0^s \\ GPR[rd] \leftarrow temp \end{split}$$

Exceptions:

slt

Set on Less Than



MIPS I

Syntax:

```
slt rd, rs, rt
```

Description:

The contents of registers rs and rt are compared as 32-bit signed integers. If the comparison result is rs < rt, 1 is stored in register rd, otherwise 0 is stored.

Operation:

```
\begin{aligned} &\text{if (GPR[rs] < GPR[rt]) then} \\ &\text{GPR[rd]} \leftarrow 0^{31} \parallel 1 \\ &\text{else} \\ &\text{GPR[rd]} \leftarrow 0^{32} \\ &\text{endif} \end{aligned}
```

Exceptions:

slti

Set on Less Than Immediate



MIPS I

Syntax:

```
slti rt, rs, immediate
```

Description:

The contents of register rs and the 16-bit immediate value sign-extended to 32 bits are compared as 32-bit signed integers. If the comparison result is rs < immediate, 1 is stored in register rt, otherwise 0 is stored.

Operation:

```
\begin{split} &\text{if (GPR[rs] < sign\_extend(immediate)) then} \\ &\quad GPR[rt] \leftarrow 0^{31} \parallel 1 \\ &\text{else} \\ &\quad GPR[rt] \leftarrow 0^{32} \\ &\text{endif} \end{split}
```

Exceptions:

sltiu

Set on Less Than Immediate Unsigned



MIPS I

Syntax:

```
sltiu rt, rs, immediate
```

Description:

The contents of register rs and the sign-extended 16-bit immediate value are compared as 32-bit unsigned integers. If the comparison result is rs < immediate, 1 is stored in register rt, otherwise 0 is stored.

Because the 16-bit immediate value is sign-extended before comparison, the range of numeric values that the immediate represents is not sequential, but split into two areas; around the smallest and largest 32-bit unsigned integers. That is [0,32767] and [max_unsigned-32767, max_unsigned], respectively.


Operation:

```
if ((0 || GPR[rs]) < (0 || sign_extend(immediate))).then GPR[rt] \leftarrow 0^{31} \mid\mid 1 else GPR[rt] \leftarrow 0^{32} endif
```

Exceptions:

sltu

Set on Less Than Unsigned



MIPS I

Syntax:

```
sltu rd, rs, rt
```

Description:

The contents of registers rs and rt are compared as 32-bit unsigned integers. If the comparison result is rs < rt, 1 is stored in register rd, otherwise 0 is stored.

Operation:

```
\begin{split} & \text{if ((0 \parallel \text{GPR[rs])} < (0 \parallel \text{GPR[rt])) then}} \\ & \quad \text{GPR[rd]} \leftarrow 0^{31} \parallel 1 \\ & \quad \text{else} \\ & \quad \text{GPR[rd]} \leftarrow 0^{32} \\ & \quad \text{endif} \end{split}
```

Exceptions:

sra

Shift Right Arithmetic



MIPS I

Syntax:

Description:

The contents of register rt are shifted right sa bits. The sign is extended into the high-order bit positions.

The 32-bit result is stored in register rd.


Operation:

```
\begin{array}{l} s \leftarrow sa \\ temp \leftarrow ((GPR[rt]_{31})^s \mid\mid GPR[rt]_{31..s}) \\ GPR[rd] \leftarrow temp \end{array}
```

Exceptions:

srav

Shift Right Arithmetic Variable



MIPS I

Syntax:

srav rd, rt, rs

Description:

The contents of register rt are shifted right. The sign is extended into the high-order bit positions. The shift amount is specified by the low-order 5 bits of register rs.

The 32-bit result is stored in register rd.

Operation:

```
\begin{split} s \leftarrow GPR[rs]_{4..0} \\ temp \leftarrow (GPR[rt]_{31})^s \parallel GPR[rt]_{31..s} \\ GPR[rd] \leftarrow temp \end{split}
```

Exceptions:

srl

Shift Right Logical



MIPS I

Syntax:

Description:

The contents of register rt are shifted right sa bits. Zeroes are inserted into the high-order bit positions from the left.

The 32-bit result is stored in register rd.


Operation:

$$\begin{array}{l} s \leftarrow sa \\ temp \leftarrow (0^s \mid\mid GPR[rt]_{31..s}) \\ GPR[rd] \leftarrow temp \end{array}$$

Exceptions:

srlv

Shift Right Logical Variable



MIPS I

Syntax:

Description:

The contents of register rt are shifted right. Zeroes are inserted into the high-order bit positions from the left. The shift amount is specified by the low-order 5 bits of register rs.

The 32-bit result is stored in register rd.

Operation:

$$\begin{split} s \leftarrow GPR[rs]_{4..0} \\ temp \leftarrow (0^s \mid\mid GPR[rt]_{31..s}) \\ GPR[rd] \leftarrow temp \end{split}$$

Exceptions:

sub

Subtract



MIPS I

Syntax:

```
sub rd, rs, rt
```

Description:

The contents of register rt are subtracted from the contents of register rs and the result is stored in register rd.

If a two's complement overflow occurs, an exception is generated.

Operation:


```
\begin{array}{l} temp \leftarrow (GPR[rs]_{31} \mid\mid GPR[rs]_{31..0}) - (GPR[rt]_{31} \mid\mid GPR[rt]_{31..0}) \\ if (temp_{32} \neq temp_{31}) \ then \\ SignalException(IntegerOverflow) \\ else \\ GPR[rd] \leftarrow temp \\ endif \end{array}
```

Exceptions:

Integer Overflow exception

subu

Subtract Unsigned



MIPS I

Syntax:

subu rd, rs, rt

Description:

The contents of register rt are subtracted from the contents of register rs and the result is stored in register rd.

No exception is generated even if a two's complement overflow occurs.

Operation:

$$\begin{array}{l} temp \leftarrow GPR[rs] - GPR[rt] \\ GPR[rd] \leftarrow temp \end{array}$$

Exceptions:

SW

Store Word



MIPS I

Syntax:

sw rt, offset (base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The contents of register rt are stored in memory at that address. Bus error exceptions will not be reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if (vAddr<sub>1..0</sub> ≠ 0²) then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← GPR[rt]
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Address Error exception

swc1

Store Word from FPU



MIPS I

FPU

Syntax:

swc1 ft,offset(base)

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The contents of FPU register ft are stored in memory at that address.

Bus error exceptions will not be reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.

Operation:


```
vAddr ← sign_extend(offset) + GPR[base]
if (vAddr<sub>1..0</sub> ≠ 0²) then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← ValueFPR(ft, UNINTERPRETED_WORD)
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Coprocessor Unusable exception
Address Error exception

swl

Store Word Left




MIPS I

Syntax:

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The contents of register rt are shifted right so that the leftmost byte is in the same position in the word as the byte at the generated address. The byte (bytes) that contains the original data of register rt is stored in the byte (bytes) from the byte position of the specified address to the word boundary on the right side. Bus error exceptions are not reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.



Operation:


```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
if (BigEndianMem=0) then
    pAddr ← pAddr<sub>PSIZE - 1...2</sub> || 0<sup>2</sup>
endif
byte ← vAddr<sub>1..0</sub> xor ReverseEndian<sup>2</sup>
dataword ← 0<sup>24 - 8*byte</sup> || GPR[rt]<sub>31...24 - 8*byte</sub>
StoreMemory(CCA, byte, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Address Error exception

swr

Store Word Right




MIPS I

Syntax:

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address. The contents of register rt are shifted left so that the rightmost byte is in the same position in the word as the byte at the generated address. The byte (bytes) that contains the original data of register rt is stored in the byte (bytes) from the byte position of the specified address to the word boundary on the left side. Bus error exceptions are not reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.



Operation:


```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr,CCA) ← AddressTranslation(vAddr, DATA, STORE)
if (BigEndianMem=0) then
    pAddr ← pAddr<sub>PSIZE -1..2</sub> || 0²
endif
byte ← vAddr<sub>1..0</sub> xor ReverseEndian²
dataword ← GPR[rt]<sub>31 - 8*byte</sub> || 0<sup>8*byte</sup>
StoreMemory(CCA,WORD - byte, dataword, pAddr, vAddr, DATA)
```

Exceptions:

Address Error exception

syscall

System Call



MIPS I

Syntax:

syscall code

Description:

A system call exception occurs, immediately transferring control to the exception handling program. The code field is arbitrary.

Operation:


SignalException(SystemCall)

Exceptions:

System Call exception

xor

XOR



MIPS I

Syntax:

xor rd, rs, rt

Description:

A bitwise Exclusive OR (exclusive logical sum) is performed for the contents of registers rs and rt and the result is stored in register rd.

X	Y	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

xori

Exclusive OR Immediate



MIPS I

Syntax:

xori rt,rs,immediate

Description:

The 16-bit immediate field is zero-extended and a bitwise Exclusive OR (exclusive logical sum) is performed with the contents of register rs. The result is stored in register rt.

X	Y	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0

Operation:


 $GPR[rt] \leftarrow GPR[rs] \text{ xor zero_extend(immediate)}$

Exceptions:

ALLEGREX™ Instructions

clo

Count Leading One



ALLEGREX™

Syntax:

```
clo rd, rs
```

Description:

The number of consecutive ones in register rs are counted starting from the leftmost bit (MSB). The result (0-32) is stored in register rd.


Operation:

```
\begin{array}{l} temp \; \leftarrow \; 32 \\ for \; (i) \; in(31..0) \\ if \; (GPR[rs]_i = 0) \; then \\ temp \; \leftarrow \; 31 - i \\ break \\ endif \\ endfor \\ GPR[rd] \; \leftarrow \; temp \end{array}
```

Exceptions:

clz

Count Leading Zero



ALLEGREX™

Syntax:

```
clz rd, rs
```

Description:

The number of consecutive zeroes in register rs are counted starting from the leftmost bit (MSB). The result (0-32) is stored in register rd.


Operation:

```
\begin{array}{l} temp \; \leftarrow \; 32 \\ for \; (i) \; in(31..0) \\ if \; (GPR[rs]_i = 1) \; then \\ temp \; \leftarrow \; 31 - i \\ break \\ endif \\ endfor \\ GPR[rd] \; \leftarrow \; temp \end{array}
```

Exceptions:

madd

Multiply Add



ALLEGREX™

Syntax:

madd rs, rt

Description:

This is a product-sum operation for multiplying the contents of registers rs and rt as signed integers, adding the 64-bit product to the 64-bit value obtained by concatenating special registers HI and LO, and updating the special registers HI and LO.


Operation:

temp
$$\leftarrow$$
 (HI || LO) + (GPR[rs] × GPR[rt])
HI \leftarrow temp_{63..32}
LO \leftarrow temp_{31..0}

Exceptions:

maddu

Multiply Add Unsigned



ALLEGREX™

Syntax:

maddu rs, rt

Description:

This is a product-sum operation for multiplying the contents of registers rs and rt as unsigned integers, adding the 64-bit product to the 64-bit value obtained by concatenating special registers HI and LO, and updating the special registers HI and LO.


Operation:

$$\begin{array}{l} temp \;\leftarrow\; (HI \parallel LO) + (GPR[rs] \times GPR[rt]) \\ HI \;\leftarrow\; temp_{63..32} \\ LO \;\leftarrow\; temp_{31..0} \end{array}$$

Exceptions:

msub

Multiply Subtract



ALLEGREX™

Syntax:

msub rs, rt

Description:

This is a product-difference operation for multiplying the contents of registers rs and rt as signed integers, subtracting the 64-bit product from the 64-bit value obtained by concatenating special registers HI and LO, and updating the special registers HI and LO.


Operation:

$$\begin{array}{l} temp \;\leftarrow\; (HI \parallel LO) - (GPR[rs] \times GPR[rt]) \\ HI \;\leftarrow\; temp_{63..32} \\ LO \;\leftarrow\; temp_{31..0} \end{array}$$

Exceptions:

msubu

Multiply Subtract Unsigned



ALLEGREX™

Syntax:

msubu rs, rt

Description:

This is a product-difference operation for multiplying the contents of registers rs and rt as unsigned integers, subtracting the 64-bit product from the 64-bit value obtained by concatenating special registers HI and LO, and updating the special registers HI and LO.

Operation:

$$\begin{array}{l} temp \;\leftarrow\; (HI \parallel LO) - (GPR[rs] \times GPR[rt]) \\ HI \;\leftarrow\; temp_{63..32} \\ LO \;\leftarrow\; temp_{31..0} \end{array}$$

Exceptions:

max

Select Max



ALLEGREX™

Syntax:

```
max rd, rs, rt
```

Description:

The contents of registers rs and rt are compared as 32-bit signed integers. The contents of the register containing the larger value are stored in register rd.


Operation:

```
\begin{aligned} & \text{if (GPR[rs]} < \text{GPR[rt]) then} \\ & \text{GPR[rd]} \leftarrow \text{GPR[rt]} \\ & \text{else} \\ & \text{GPR[rd]} \leftarrow \text{GPR[rs]} \\ & \text{endif} \end{aligned}
```

Exceptions:

min

Select Min



ALLEGREX™

Syntax:

```
min rd, rs, rt
```

Description:

The contents of registers rs and rt are compared as 32-bit signed integers. The contents of the register containing the smaller value are stored in register rd.

Operation:

```
\begin{aligned} & \text{if } (GPR[rs] < GP\ R[rt]) \ \text{then} \\ & GPR[rd] \leftarrow GPR[rs] \\ & \text{else} \\ & GPR[rd] \leftarrow GPR[rt] \\ & \text{endif} \end{aligned}
```

Exceptions:

movn

Move Conditional on Not Zero



 $\mathsf{ALLEGREX}^{\mathsf{TM}}$

Syntax:

movn rd, rs, rt

Description:

If the contents of register rt are not equal to zero, the contents of register rs are copied to register rd.

Operation:

```
\begin{aligned} & \text{if (GPR[rt]} \neq 0) \text{ then} \\ & & \text{GPR[rd]} \leftarrow \text{GPR[rs]} \\ & \text{endif} \end{aligned}
```

Exceptions:

movz

Move Conditional on Zero



ALLEGREX™

Syntax:

movz rd, rs, rt

Description:

If the contents of register rt are equal to zero, the contents of register rs are copied to register rd.


Operation:

```
\begin{aligned} & \text{if } (\text{GPR}[\text{rt}] = 0) \text{ then} \\ & & \text{GPR}[\text{rd}] \leftarrow \text{GPR}[\text{rs}] \\ & \text{endif} \end{aligned}
```

Exceptions:

ext

Extract Bit Field



Syntax:

```
ext rt, rs, pos, size
```

Description:

size bits are extracted from register rs starting at offset bit position pos within the word. The result is stored right-justified in register rt. The high-order bits of register rt are filled with zeros.

Restrictions:

The values of pos and size must be specified so that the sum of pos and size is equal to or less than 32.


Operation:

```
\begin{split} & \text{if (pos + size > 32) then} \\ & \text{UNPREDICTABLE} \\ & \text{endif} \\ & \text{temp} \leftarrow 0^{32 - \text{size}} \parallel \text{GPR[rs]}_{\text{(size + pos-1)..pos}} \\ & \text{GPR[rt]} \leftarrow \text{temp} \end{split}
```

Exceptions:

ins

Insert Bit Field



Syntax:

```
ins rt, rs, pos, size
```

Description:

size bits are extracted from register rs starting from the low-order bit position and inserted into register rt at offset bit position pos within the word.

Restrictions:

The value of size must be specified to be equal to or more than 1.


Operation:

```
\begin{split} & \text{if (size} < 1) \text{ then} \\ & \text{UNPREDICTABLE} \\ & \text{endif} \\ & \text{GPR[rt]} \leftarrow & \text{GPR[rt]}_{31..(\text{size} + \text{pos})} \parallel \text{GPR[rs]}_{(\text{size} - 1)..0} \parallel \text{GPR[rt]}_{(\text{pos} - 1)..0} \end{split}
```

Exceptions:

seb

Sign-Extend Byte



 $\mathsf{ALLEGREX}^{\mathsf{TM}}$

Syntax:

seb rd, rt

Description:

The lowest byte of register rt is sign-extended to 32 bits. The result is stored in register rd.


Operation:

 $GPR[rd] \leftarrow sign_extend(GPR[rt]_{7..0})$

Exceptions:

seh

Sign-Extend Halfword



 $\mathsf{ALLEGREX}^{\mathsf{TM}}$

Syntax:

seh rd, rt

Description:

The low-order halfword of register rt is sign-extended to 32 bits. The result is stored in register rd.


Operation:

 $GPR[rd] \leftarrow sign_extend(GPR[rt]_{15..0})$

Exceptions:

bitrev

Bit Reverse



ALLEGREX™

Syntax:

bitrev rd,rt

Description:

The contents of register rt are swapped bit-for-bit within the word. The 32-bit result is stored in register rd.


Operation:

 $GPR[rd] \leftarrow (GPR[rt]_0 || GPR[rt]_1 || ... || GPR[rt]_{31})$

Exceptions:

rotr

Rotate Word Right



Syntax:

Description:

The contents of register rt are rotated right by right-shifting them sa bits. The 32-bit result is stored in register rd.

Operation:

$$\begin{array}{l} s \leftarrow sa \\ temp \leftarrow (GPR[rt]_{s-1..0} \mid\mid GPR[rt]_{31..s}) \\ GPR[rd] \leftarrow temp \end{array}$$

Exceptions:

rotrv

Rotate Word Right Variable



ALLEGREX™

Syntax:

Description:

The contents of register rt are rotated right by performing a right shift. The shift amount is specified by the low-order 5 bits of register rs.

The 32-bit result is stored in register rd.


Operation:

```
\begin{array}{l} s \leftarrow GPR[rs]_{4..0} \\ temp \leftarrow (GPR[rt]_{s-1..0} \mid\mid GPR[rt]_{31..s}) \\ GPR[rd] \leftarrow temp \end{array}
```

Exceptions:

wsbh

Word Swap Bytes within Halfword



ALLEGREX™

Syntax:

wsbh rd, rt

Description:

The contents of register rt are swapped byte-for-byte within each halfword of the register. The 32-bit result is stored in register rd.

Operation:

 $GPR[rd] \; \leftarrow \; (GP\; R[rt]_{23..16} \, ||\; GPR[rt]_{31..24} \, ||\; GPR[rt]_{7..0} \, ||\; GPR[rt]_{15..8})$

Exceptions:

wsbw

Word Swap Bytes within Word



ALLEGREX™

Syntax:

wsbw rd, rt

Description:

The contents of register rt are swapped byte-for-byte within the word. The 32-bit result is stored in register rd.


Operation:

 $GPR[rd] \leftarrow (GPR[rt]_{7..0} || GPR[rt]_{15..8} || GPR[rt]_{23..16} || GPR[rt]_{31..24})$

Exceptions:

cache: Index Invalidate (I)

Index Invalidate (I)



ALLEGREX™

Syntax:

cache func (=0x04), offset (base)

Description:

This instruction is used for clearing a line in the instruction cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The generated address is used to obtain an index that points to a pair of entries in the cache. The appropriate entry, either WayA or WayB, is selected and invalidated (the Valid bit is cleared to 0) according to the following rules.

- 1) When both WayA and WayB are valid: Invalidate the oldest entry as determined by the LRU value
- 2) When either WayA or WayB is valid, but not both: Invalidate the valid entry and clear the Lock bit
- 3) When both WayA and WayB are invalid: Do nothing

To clear both entries WayA and WayB, issue this instruction twice in a row to the same address (index).

This instruction can be executed in user mode.


Operation:

 $vAddr \leftarrow GPR[base] + sign_extend(offset)$ CacheOp(func, vAddr)

Exceptions:

cache: Index Unlock (I)

Index Unlock (I)



ALLEGREX™

Syntax:

cache func (=0x06), offset (base)

Description:

This instruction is used for canceling the lock on an instruction cache line.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The generated address is used to obtain an index that points to a cache line. The Lock bit for that cache line is cleared (the lock on the cache line is canceled).

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Hit Invalidate (I)

Hit Invalidate (I)



ALLEGREX™

Syntax:

cache func (=0x08), offset (base)

Description:

This instruction is used to invalidate a specific line in the instruction cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The tag for the cache index is obtained from the generated address. If the tag indicates that the addressed line is present in the cache (a cache hit), its entry is invalidated (its Valid bit is cleared). If the Lock bit in the tag is 1 and the LRU bit points to the other entry (in other words, the target entry is locked), the Lock bit is cleared (the lock is canceled).

If the addressed line is not present in the cache, no operation is performed.

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Fill (I)

Fill (I)



ALLEGREX™

Syntax:

cache func (=0x0a), offset (base)

Description:

This instruction is used for explicitly filling a specific line in the instruction cache, if the line is not in the cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

If the cache line at the generated address is not in the cache (a cache miss), the cache line is filled. If the line is already in the cache (a cache hit), no operation is performed. If the Lock bit = 0 (not locked), the LRU bit is updated to point to the way that is not being filled.

During the instruction cache fill, the pipeline is interlocked so no other processing can be performed in parallel.

This instruction can be executed in user mode.

Operation:


vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

Address Error exception
Bus Error exception

cache: Fill with Lock (I)

Fill with Lock (I)



ALLEGREX™

Syntax:

cache func (=0x0b), offset (base)

Description:

This instruction is used for explicitly filling and locking a specific line in the instruction cache, if the line is not in the cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

If the cache line at the generated address is not in the cache (a cache miss), the cache line is filled. If the line is already in the cache (a cache hit), no operation is performed. If the Lock bit = 0 (not locked), the LRU bit is updated to point to the way that is not being filled.

This instruction also sets the Lock bit. As a result, the LRU bit is held, and the target line will be locked and not be subject to replacement.

During the instruction cache fill, the pipeline is interlocked so no other processing can be performed in parallel.

This instruction can be executed in user mode.

Operation:


vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

Address Error exception
Bus Error exception

cache: Index Writeback Invalidate (D)

Index Writeback Invalidate (D)



ALLEGREX™

Syntax:

cache func (=0x14), offset (base)

Description:

This instruction is used to flush and clear a line in the data cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The generated address is used to obtain an index that points to a pair of entries in the cache. The appropriate entry, either WayA or WayB, is selected according to the rules listed below, and if the Dirty bit in the entry is set, the line is written back to main memory and the entry is invalidated (the Valid bit is cleared to 0). If the Dirty bit is not set, the entry is only invalidated and no writeback is performed.

- 1) When both WayA and WayB are valid: Select the oldest as determined by the value of the LRU bit
- 2) When either WayA or WayB is valid, but not both: Select the valid entry and clear the Lock bit
- 3) When both WayA and WayB are invalid: Do nothing.

To flush and clear both entries WayA and WayB, issue this instruction twice in a row to the same address (index).

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Index Unlock (D)

Index Unlock (D)



ALLEGREX™

Syntax:

cache func(=0x16), offset(base)

Description:

This instruction is used to unlock a line in the data cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The generated address is used to obtain an index that points to a cache line. The Lock bit for that cache line is cleared (the lock on the cache line is canceled).

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Create Dirty Exclusive (D)

Create Dirty Exclusive (D)



ALLEGREX™

Syntax:

cache func (=0x18), offset (base)

Description:

This instruction is used to create a dirty line in the data cache. It prevents unnecessary cache fills from being performed on lines that are only going to be fully written.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

An entry in the data cache is created for the line at the generated address, in the data cache tag. At the same time, the Dirty bit is set in the tag. This instruction does not perform a data fill.

If all the words in the cache line are written right after this instruction is executed, the cache line can be completed without having to perform a wasteful cache fill. If the Lock bit = 0 (not locked), the LRU bit will be updated to point to the way that was not created. This instruction can be executed in user mode.

Specifying a non-cache address with the Create Dirty Exclusive (D) instruction will cause indeterminate behavior and is thus prohibited.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Hit Invalidate (D)

Hit Invalidate (D)



ALLEGREX™

Syntax:

cache func (=0x19), offset (base)

Description:

This instruction is used to invalidate a specific line in the data cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The tag for the cache index is obtained from the generated address. If the tag indicates that the addressed line is present in the cache (a cache hit), its entry is invalidated (its Valid bit is cleared). If the Lock bit in the tag is 1 and the LRU bit points to the other entry (in other words, the target entry is locked), the Lock bit is cleared (the lock is canceled).

If the addressed line is not present in the cache, no operation is performed.

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Hit WriteBack (D)

Hit WriteBack (D)



ALLEGREX™

Syntax:

cache func(=0x1a), offset(base)

Description:

This instruction is used to perform an explicit writeback of a dirty line in the data cache. It is used to explicitly synchronize data in the cache with data in main memory.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The tag for the cache index is obtained from the generated address. If the tag indicates that the addressed line is present in the cache (a cache hit), and if its Dirty bit is set, a writeback is performed on that cache line and the Dirty bit is cleared.

If the addressed line is not present in the cache, no operation is performed.

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Hit WriteBack Invalidate(D)

Hit WriteBack Invalidate(D)



ALLEGREX™

Syntax:

cache func(=0x1b), offset(base)

Description:

This instruction is used to perform an explicit writeback of a dirty line in the data cache. It is used to explicitly synchronize data in the cache with data in main memory. After the writeback is performed, the line is invalidated.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

The tag for the cache index is obtained from the generated address. If the tag indicates that the addressed line is present in the cache (a cache hit), and if its Dirty bit is set, a writeback is performed on that cache line and the line is invalidated. If the Dirty bit is not set, the line will only be invalidated. If the Lock bit in the tag is 1 and the LRU bit points to the other entry (in other words, the target entry is locked), the Lock bit is cleared (the lock is canceled).

If the addressed line is not present in the cache, no operation is performed.

This instruction can be executed in user mode.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Create Dirty Exclusive with Lock (D)

Create Dirty Exclusive with Lock (D)



ALLEGREX™

Syntax:

cache func (=0x1c), offset (base)

Description:

This instruction is used to create a dirty line in the data cache and lock it. It prevents unnecessary cache fills from being performed on lines that are only going to be fully written.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

An entry in the data cache is created for the line at the generated address, in the data cache tag. At the same time, the Dirty bit is set in the tag. This instruction does not perform a data fill.

If all the words in the cache line are written right after this instruction is executed, the cache line can be completed without having to perform a wasteful cache fill. If the Lock bit = 0 (not locked), the LRU bit will be updated to point to the way that was not created. This instruction also sets the Lock bit. As a result, the LRU bit is held, and the target line will be locked and not be subject to replacement.

This instruction can be executed in user mode.

Specifying a non-cache address with the Create Dirty Exclusive with Lock(D) instruction will cause indeterminate behavior and is thus prohibited.


Operation:

vAddr ← GPR[base] + sign_extend(offset) CacheOp(func, vAddr)

Exceptions:

cache: Fill (D)

Fill (D)



ALLEGREX™

Syntax:

```
cache func (=0x1e), offset (base)
```

Description:

This instruction is used for explicitly filling a specific line in the data cache, if the line is not in the cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

If the cache line at the generated address is not in the cache (a cache miss), the cache line is filled. If the line is already in the cache (a cache hit), no operation is performed. If the Lock bit = 0 (not locked), the LRU bit is updated to point to the way that is not being filled.

When the instruction cache is being filled, the pipeline is interlocked so no other processing can be performed in parallel. However, when a data cache is being filled, as long as the following instruction is not a load/store or cache instruction, that instruction can be executed in parallel with the data cache fill (the data cache fill is a non-blocking operation).

This instruction can be executed in user mode.

Operation:


```
vAddr \leftarrow GPR[base] + sign\_extend(offset)
CacheOp(func, vAddr)
```

Exceptions:

Address Error exception
Bus Error exception

cache: Fill with Lock (D)

Fill with Lock (D)



ALLEGREX™

Syntax:

```
cache func (=0x1f), offset (base)
```

Description:

This instruction is used for explicitly filling a specific line in the data cache and locking it, if the line is not in the cache.

The 16-bit offset is sign-extended and added to the contents of the base register to generate the address of a cache line. The cache operation indicated by the 5-bit func code is performed on that cache line.

If the cache line at the generated address is not in the cache (a cache miss), the cache line is filled. If the line is already in the cache (a cache hit), no operation is performed. If the Lock bit = 0 (not locked), the LRU bit is updated to point to the way that is not being filled.

This instruction also sets the Lock bit. As a result, the LRU bit is held, and the target line will be locked and not be subject to replacement.

When the instruction cache is being filled, the pipeline is interlocked so no other processing can be performed in parallel. However, when a data cache is being filled, as long as the following instruction is not a load/store or cache instruction, that instruction can be executed in parallel with the data cache fill (the data cache fill is a non-blocking operation).

This instruction can be executed in user mode.

Operation:


```
vAddr ← GPR[base] + sign_extend(offset)
CacheOp(func, vAddr)
```

Exceptions:

Bus Error exception

sync

Synchronize Shared Memory



ALLEGREX™

Syntax:

sync

Description:

The pipeline is stalled until the CPU's cache writeback buffer and non-cache write buffer have emptied. This is done to block the execution of subsequent instructions.

Operation:

SyncOperation()

Exceptions:

Ш

Load Linked



ALLEGREX™

Syntax:

```
11 rt,offset(base)
```

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

The word in memory at that address is loaded into register rt and the LLbit is set to 1.

Operation:

```
\begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_{1..0} \neq 0^2) then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressT \ ranslation(vAddr, DATA, LOAD) \\ memword \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr, DATA) \\ GPR[rt] \leftarrow memword \\ LLbit \leftarrow 1 \end{array}
```

Exceptions:

```
Address Error exception
Bus Error exception
```

SC

Store Conditional



ALLEGREX™

Syntax:

```
sc rt, offset (base)
```

Description:

The 16-bit offset is sign-extended and added to the contents of the base register to generate an address.

If the LLbit is 1, the contents of register rt are stored in memory at that address and 1 is returned in register rt.

If the LLbit is 0, no store is performed and 0 is returned in register rt.


Bus error exceptions are not reported because writing is done via a buffer. If a bus error occurs, it is handled by the system as an interrupt.

Operation:

```
\begin{array}{l} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ if (vAddr_{1..0} \neq 0^2) \ then \\ SignalException(AddressError) \\ endif \\ (pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, STORE) \\ dataword \leftarrow GPR[rt] \\ if (LLbit) \ then \\ StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA) \\ endif \\ GPR[rt] \leftarrow (0^{31} \mid LLbit) \end{array}
```

Exceptions:

Virtual—Physical Address Map



CACHE Instruction func Code Table

func Code	Cache	Instruction	Available Modes
0	I	_	_
1	I	_	_
2	I	_	_
3	I	_	_
4	I	Index Invalidate	u / s/ k
5	I	_	_
6	I	Index Unlock	u / s/ k
7	I	_	_
8	I	Hit Invalidate	u / s/ k
9	I	_	_
10	I	Fill	u / s/ k
11	I	Fill with Lock	u / s/ k
12	I	_	_
13	I	_	_
14	I	_	_
15	I	_	_
16	D	_	_
17	D	_	_
18	D	_	_
19	D	_	_
20	D	Index Writeback Invalidate	u / s/ k
21	D	_	_
22	D	Index Unlock	u / s/ k
23	D	_	_
24	D	Create Dirty Exclusive	u / s/ k
25	D	Hit Invalidate	u / s/ k
26	D	Hit Writeback	u / s/ k
27	D	Hit Writeback Invalidate	u / s/ k
28	D	Create Dirty Exclusive with Lock	u / s/ k
29	D	_	_
30	D	Fill	u / s/ k
31	D	Fill with Lock	u / s / k

u: User mode, s: Supervisor mode, k: Kernel mode

CPU Instruction Set Code Table

