Permalink
Switch branches/tags
Nothing to show
Find file Copy path
Fetching contributors…
Cannot retrieve contributors at this time
79 lines (77 sloc) 4.25 KB
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors. Please refer to the
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 22:58:29 February 26, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
# proc_assignment_defaults.qdf
# If this file doesn't exist, see file:
# assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY proc
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:58:29 FEBRUARY 26, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE SRAM_Control/mainMemoryPreload.v
set_global_assignment -name VERILOG_FILE SRAM_Control/mainMemory.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/vga_pll.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/vga_controller.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/vga_address_translator.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/vga_adapter.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/ps2_controller.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/input_control.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/hexaRoom.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/Hexadecimal_To_Seven_Segment.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/Altera_UP_PS2_Data_In.v
set_global_assignment -name VERILOG_FILE Peripheral_IO/Altera_UP_PS2_Command_Out.v
set_global_assignment -name VERILOG_FILE CPU/storeToMM.v
set_global_assignment -name VERILOG_FILE CPU/resultManagment.v
set_global_assignment -name VERILOG_FILE CPU/RegisterDeclare.v
set_global_assignment -name VERILOG_FILE CPU/readFromMM.v
set_global_assignment -name VERILOG_FILE CPU/MainControllerCPU.v
set_global_assignment -name VERILOG_FILE CPU/inputOutputModules.v
set_global_assignment -name VERILOG_FILE CPU/getRDvalue.v
set_global_assignment -name VERILOG_FILE CPU/fetchInstruction.v
set_global_assignment -name VERILOG_FILE CPU/execute.v
set_global_assignment -name VERILOG_FILE CPU/decoder.v
set_global_assignment -name VERILOG_FILE CPU/alu.v
set_global_assignment -name VERILOG_FILE MainController.v
set_global_assignment -name SOURCE_FILE db/proc.cmp.rdb
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top