

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# FM4: S6E2C Series Microcontroller Datasheet

# 200 MHz ARM Cortex-M4F High-Performance MCU

The FM4 S6E2C Series provides a highly integrated single chip solution with 200 MHz of CPU power, up to 2 Mbytes of dual banked high speed on chip flash memory, up to 256 Kbytes of on chip SRAM, and integrated peripheral features including IEEE 1588 compliant 10/100 base Ethernet, CAN, CAN-FD, USB and inverter control timers.

## S6E2C Series Features

## **High Performance MCU Subsystem**

- ■675 CoreMark®, 200 MHz ARM® Cortex®-M4F CPU
- ■365 µA/MHz active current with 2.7 V to 5.5 V operating voltage
- ■Ultra-low power 1.0 µA real-time clock (RTC) operating current
- ■Up to 2 MB flash and 256 KB SRAM with 16 KB flash accelerator
- Error-Correcting Code (ECC) support, hardware WDT1, lowvoltage detect, and clock supervisor blocks for safety-critical applications

#### **Analog Subsystem**

- 3x independent 12-bit, 2-Msps ADCs with a 32-channel multiplexer input
- ■2x dedicated 12-bit digital-to-analog converters (DACs)

### **Digital Subsystem**

- ■3x Multi-Function Timers (MFT)
- ■9x Programmable Pulse Generators (PPG)
- ■16x Base Timers, 4x Quadrature Position/Revolution Counters (QPRC)
- ■1x Dual Timer, 2x CRC, and Watch Counter
- ■16 channels of Multi-Function Serial (MFS) interfaces configurable as SPI, UART, I2C, or LIN
- ■2x USB, 2x CAN, CAN-FD, IEEE 1588 Ethernet, High-Speed Quad-SPI (HS-QSPI), I<sup>2</sup>S, and External Bus Interfaces



# **Ecosystem for Cypress FM4 MCUs**

Cypress provides a wealth of data at http://www.cypress.com to help you to select the right MCU for your design, and to help you to quickly and effectively integrate the device into your design. Following is an abbreviated list for FM4 MCUs:

- Overview: Product Portfolio, Product Roadmap
- Product Selectors: FM4 MCUs
- Application notes: Cypress offers a large number of FM4 application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with FM4 family of MCUs are:
  - □ AN204468 FM4 I2S USB MP3 Player Application 32-Bit Microcontroller FM4 Family: This application note describes the general structure of the I²S USB MP3Player software example, its single modules in detail and how it is used.
  - □ AN204471 FM4 S6E2CC Series External Memory
    Programmer: This document describes use of the MCU
    Universal Programmer as an off-line programmer for Quad
    SPI flash memory programming on the S6E2CC Series
    SK.
  - □ AN203277 FM 32-Bit Microcontroller Family Hardware Design Considerations: This application note reviews several topics for designing a hardware system around FM0+, FM3, and FM4 family MCUs. Subjects include power system, reset, crystal, and other pin connections, and programming and debugging interfaces.
  - □ AN202488 FM4 MB9BF56x and S6E2HG Series MCU Servo Motor Speed Control: This document covers servo motor speed control solution on FM4 MCU MB9BF56x and S6E2HG.

- □ AN99235 FM4 S6E2HG Series MCU 16-Bit PWM Using a Base Timer: Cypress FM4 Family of 32-bit ARM® Cortex®-M4 Microcontrollers FM4 S6E2H Series Motor Control ARM® Cortex®-M4 MCU
- □ AN202487 Differences Among FM0+, FM3, and FM4 32-Bit Microcontrollers: Highlights the peripheral differences in Cypress's FM family MCUs. It provides dedicated sections for each peripheral and contains lists, tables, and descriptions of peripheral feature and register differences.
- □ AN204438 How to Setup Flash Security for FM0+, FM3 and FM4 Families: This application note describes how to setup the Flash Security for FM0+, FM3, and FM4 devices
- Development kits:
  - □ FM4-U120-9B560 ARM® Cortex®-M4 MCU Starter Kit with USB and CMSIS-DAP
  - □ FM4-216-ETHERNET ARM® Cortex®-M4 MCU
    Development Kit with Ethernet, CAN and USB Host
- □ FM4-176L-S6E2CC-ETH ARM® Cortex®-M4 MCU Starter Kit with Ethernet and USB Host
- □ FM4-176L-S6E2GM ARM® Cortex®-M4 MCU Pioneer Kit with Ethernet and USB Host
- Peripheral Manuals




# **Table of Contents**

S6E20	Series Features1
1.	Block Diagram 4
2.	Product Lineup 5
3.	Detailed Device Features 7
4.	Pin Assignments 13
5.	Pin Descriptions 17
6.	I/O Circuit Type 54
7.	Handling Precautions 62
7.1	Precautions for Product Design62
7.2	Precautions for Package Mounting63
7.3	Precautions for Use Environment 65
8.	Handling Devices66
9.	Memory Size 69
10.	Memory Map 69
11.	Pin Status in Each CPU State75
12.	Electrical Characteristics 83
12.1	Absolute Maximum Ratings83
12.2	Recommended Operating Conditions 85
12.3	DC Characteristics90
12.3.1	Current Rating90
12.3.2	Pin Characteristics100
12.4	AC Characteristics 102
12.4.1	Main Clock Input Characteristics 102
12.4.2	Sub Clock Input Characteristics 103
12.4.3	Built-In CR Oscillation Characteristics 103
12.4.4	Operating Conditions of Main PLL (in the Case of
	Using Main Clock for Input Clock of PLL) 104
12.4.5	Operating Conditions of USB/Ethernet PLL • I <sup>2</sup> S
	PLL (in the Case of Using Main Clock for Input
	Clock of PLL) 104
12.4.6	Operating Conditions of Main PLL (in the Case of
	Using Built-in High-Speed CR Clock for Input Clock
	of Main PLL) 105
12.4.7	Reset Input Characteristics105
12.4.8	Power-On Reset Timing 106
12.4.9	GPIO Output Characteristics

12.4.10	External Bus Timing	107
12.4.11	Base Timer Input Timing	118
12.4.12	CSIO (SPI) Timing	119
12.4.13	External Input Timing	152
12.4.14	Quadrature Position/Revolution Count	er Timing
		153
12.4.15	I <sup>2</sup> C Timing	155
12.4.16	SD Card Interface Timing	157
12.4.17	ETM/ HTM Timing	159
12.4.18	JTAG Timing	160
12.4.19	Ethernet-MAC Timing	161
12.4.20	I <sup>2</sup> S Timing	166
12.4.21	High-Speed Quad SPI Timing	171
12.5	12-bit A/D Converter	173
12.6	12-bit D/A Converter	176
12.7	USB Characteristics	177
12.8	Low-Voltage Detection Characteristics	181
12.8.1	Low-Voltage Detection Reset	181
12.8.2	Interrupt of Low-Voltage Detection	181
12.9	MainFlash Memory Write/Erase Charact	eristics182
12.10	Dual Flash Memory Write/Erase Charac	teristics182
12.11	Standby Recovery Time	183
12.11.1	Recovery Cause: Interrupt/WKUP	183
12.11.2	Recovery Cause: Reset	185
13. C	Ordering Information	187
14. A	cronyms	191
15. F	ackage Dimensions	192
16. N	lajor Changes	196
Sales, S	Solutions, and Legal Information	200
Product	:s	200
Cypress	Developer Community	200
Technic	al Support	200




# 1. Block Diagram





# 2. Product Lineup

Here is the information used in the tables below:



# **Memory Size**

N	lemory Size	S6E2Cx8	S6E2Cx9	S6E2CxA
On-chip flash	memory	1024 Kbytes	1536 Kbytes	2048 Kbytes
On-chip	SRAM	128 Kbytes	192 Kbytes	256 Kbytes
	SRAM0	64 Kbytes	128 Kbytes	192 Kbytes
	SRAM1	32 Kbytes	32 Kbytes	32 Kbytes
	SRAM2	32 Kbytes	32 Kbytes	32 Kbytes

**Package Dependent Features** 

Feature	H0AGV	J0AGV	J0AGB	L0AGL
Pin count and package type High-speed quad SPI	144 LQFP: LQS144 (0.5 mm pitch) N/A	176 LQFP: LQP176 (0.5 mm pitch)	192 BGA: LBE192 (0.8 mm pitch) 1 unit	216 LQFP: LQQ216 (0.4 mm pitch)
External bus interface	Addr: 25-bit (Max), Data: 8-/16-bit CS: 8 (Max), SRAM, NOR flash NAND flash 4-bit ETM/HTM	Addr: 25-t Data: 8- CS: 9 ( SRA NOR 1 NAND SDR 8-bit ET	-/16-bit (Max), AM, flash, flash &AM	Addr: 25-bit (Max), Data: 8-/16-/ <b>32</b> -bit CS: 9 (Max), SRAM, NOR flash, NAND flash, SDRAM 16-bit ETM/HTM
I <sup>2</sup> S	N/A		1 unit	
I/O ports	120 (Max)	152 (	Max)	190 (Max)
12-bit A/D converter	24 ch (3 units)		32 ch (3 units)	_

#### Note:

- See 15 Package Dimensions for detailed information on each package.



#### **Product Feature Set**

	Feature		S6E2CC	S6E2C5	S6E2C4	S6E2C3	S6E2C2	S6E2C1		
CPU				C	ortex-M4F, MI	PU, NVIC 128	3 ch			
CPU	Freq.				200	MHz				
	er supply voltage range					to 5.5V				
USB	2.0 (device/host)		2 ch	2 ch	N/A	2 ch	2 ch	N/A		
Ether	net-MAC		1ch.(Max) MII: 1 ch /RMII: 1 ch (Max)	MII: 1 ch /RMII: 1 ch /RMII: 1 ch (Max)						
CAN			2 ch (Max)	2 ch (Max)	2 ch (Max)	N/A	N/A	N/A		
CAN	-FD (non-ISO CAN FD)		1 ch	1 ch	1 ch	N/A	N/A	N/A		
DMA					8	ch				
DST	2				25	6 ch				
	-function serial interface RT/CSIO/LIN/I <sup>2</sup> C)			ch 0 to cl	16ch h 7 : FIFO, c	(Max) h 8 to ch 15	: No FIFO			
	timer C/Reload timer/PWM/PP0	G)			16 ch	ı (Max)				
MF timer	A/D activation compare Input capture Free-run timer Output compare	6 ch 4 ch 3 ch 6 ch	3 units (Max)							
	Waveform generator PPG	3 ch 3 ch								
	ard interface					unit				
QPR						(Max)				
	timer -time clock					unit unit				
	h counter					unit unit				
	accelerator					rogrammable	.\			
	hdog timer					+ 1 ch (HW)	:)			
	nal interrupts									
12-hi	t D/A converter		32 pins (Max)+ NMI × 1 2 units (Max)							
	(clock supervisor)		Yes							
	(low-voltage detector)		2 ch							
Built-in CR         High-speed Low-speed         4 MHz           Low-speed         100 kHz										
Debu	g function		SWJ-DP/ETM/HTM							
Uniqu						'es				

#### Notes:

- Because of package pin limitations, not all functions within the device can be brought out to external pins. You must carefully work out the pin allocation needed for your design.
   You must use the port relocate function of the I/O port according to your function use.
- See 12.4.3 Built-In CR Oscillation Characteristics for the accuracy of the built-in CR.



#### 3. Detailed Device Features

Devices in the S6E2C Series are highly integrated 32-bit microcontrollers with high performance and competitive cost. This series is based on the ARM Cortex-M4F processor with on-chip flash memory and SRAM. The series has peripherals such as motor control timers, A/D converters, and communications interfaces (USB, CAN, UART, CSIO (SPI), I<sup>2</sup>C, LIN). The products that are described in this data sheet are placed into TYPE3-M4 product categories "FM4 Family Peripheral Manual Main Part (002-04856)."

#### 32-bit ARM Cortex-M4F Core

- ■Processor version: r0p1
- ■Up to 200 MHz frequency operation
- ■FPU built-in
- ■Support DSP instructions
- Memory protection unit (MPU): improves the reliability of an embedded system
- Integrated nested vectored interrupt controller (NVIC): 1 NMI (non-maskable interrupt) and 128 peripheral interrupts and 16 priority levels
- ■24-bit system timer (Sys Tick): system timer for OS task management

## **On-chip Memories**

■Flash memory

This series is based on two independent on-chip flash memories.

- ☐ Up to 2048 Kbytes
- □ Built-in flash accelerator system with 16 Kbytes trace buffer memory
- □ Read access to flash memory that can be achieved without wait-cycle up to an operating frequency of 72 MHz. Even at the operating frequency more than 72 MHz, an equivalent single cycle access to flash memory can be obtained by the flash accelerator system.
- □ Security function for code protection

#### **■**SRAM

This is composed of three independent SRAMs (SRAM0, SRAM1 and SRAM2). SRAM0 is connected to the I-code bus and D-code bus of Cortex-M4F core. SRAM1 and SRAM2 are connected to system bus of Cortex-M4F core.

□ SRAM0: up to 192 Kbytes □ SRAM1: 32 Kbytes □ SRAM2: 32 Kbytes

#### **External Bus Interface**

- ■Supports SRAM, NOR, NAND flash and SDRAM device
- ■Up to 9 chip selects CS0 to CS8 (CS8 is only for SDRAM)
- ■8-/16-/32-bit data width
- ■Up to 25-bit address bus
- ■Maximum Access size: 256M byte
- ■Supports address/data multiplexing
- ■Supports external RDY function

#### **USB Interface (Max two channels)**

The USB interface is composed of a device and a host.

- ■USB device
  - □ USB 2.0 Full-speed supported
  - □ Max 6 EndPoint supported
    - EndPoint 0 is control transfer
    - EndPoint 1, 2 can be selected bulk-transfer, interrupttransfer or isochronous-transfer
    - EndPoint 3 to 5 can select bulk-transfer or interrupttransfer
    - · EndPoint 1 to 5 comprise double buffer
  - ☐ The size of each endpoint is as follows.
    - Endpoint 0, 2 to 5: 64 byte
    - EndPoint 1: 256 byte

#### **■**USB host

- □ USB2.0 Full-Speed/Low-Speed supported
- □ Bulk-transfer, interrupt-transfer, and isochronous-transfer support
- $\hfill \square$  USB Device connected/dis-connected automatically detect
- □ IN/OUT token handshake packet automatically
- □ Max 256-byte packet length supported
- □ Wake-up function supported



## **CAN Interface (Max two channels)**

- Compatible with CAN specification 2.0A/B
- ■Maximum transfer rate: 1 Mbps
- ■Built-in 32-message buffer

#### **CAN-FD Interface (One channel)**

- Compatible with CAN Specification 2.0A/B
- ■Maximum transfer rate: 5 Mbps
- ■Message buffer for receiver: up to 192 messages
- Message buffer for transmitter: up to 32 messages
- CAN with flexible data rate (non-ISO CAN FD)
- ■Notes:
  - CAN FD cannot communicate between non-ISO CAN FD and ISO CAN FD, because non-ISO CAN FD and ISO CAN FD are different frame format.
  - □ About the problem of "non-ISO CAN FD", see the White Paper from CiA(CAN in Automation). http://www.can-
  - newsletter.org/engineering/standardization/141222\_can-fd-and-crc-issued white-paper bosch

## Multi-function Serial Interface (Max 16 Channels)

- Separate 64 byte receive and transmit FIFO buffers for channels 0 to 7.
- Operation mode is selectable for each channel from the following:
  - □ UART
  - CSIO (SPI)
  - □ LIN
  - □ I<sup>2</sup>C

#### **■**UART

- □ Full-duplex double buffer
- □ Selection with or without parity supported
- ☐ Built-in dedicated baud rate generator
- □ External clock available as a serial clock
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)
- ■CSIO (SPI)
  - □ Full-duplex double buffer
  - □ Built-in dedicated baud rate generator
  - □ Overrun error detect function available
  - □ Serial chip select function (ch 6 and ch 7 only)
  - ☐ Supports high-speed SPI (ch 4 and ch 6 only)
  - □ Data length 5 to 16-bit

#### ■LIN

- □ LIN protocol Rev.2.1 supported
- □ Full-duplex double buffer
- ☐ Master/slave mode supported
- □ LIN break field generation (can change to 13- to 16-bit length)
- □ LIN break delimiter generation (can change to 1- to 4-bit length)
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)

#### ■I<sup>2</sup>C

- □ Standard mode (Max 100 kbps)/Fast mode (Max 400 kbps) supported
- □ Fast mode Plus (Fm+) (Max 1000 kbps, only for ch 3 = ch A and ch 7 = ch B) supported

#### **DMA Controller (Eight Channels)**

DMA controller has an independent bus, so the CPU and DMA controller can process simultaneously.

- ■Eight independently configured and operated channels
- ■Transfer can be started by software or request from the builtin peripherals
- ■Transfer address area: 32-bit (4 GB)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: bytes/half-word/word
- Transfer block count: 1 to 16
   Number of transfers: 1 to 65536

# **DSTC (Descriptor System Data Transfer Controller; 256 channels)**

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the descriptor system and, following the specified contents of the descriptor that has already been constructed on the memory, can access directly the memory/peripheral device and perform the data-transfer operation.

It supports the software activation, the hardware activation, and the chain activation functions.

#### A/D Converter (Max 32 Channels)

- ■12-bit A/D Converter
  - □ Successive approximation type
  - □ Built-in three units
  - □ Conversion time: 0.5 µs at 5 V
  - □ Priority conversion available (priority at two levels)
  - □ Scanning conversion mode
  - ☐ Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for priority conversion: 4 steps)

# D/A Converter (Max two channels)

- ■R-2R type
- ■12-bit resolution



#### Base Timer (Max 16 channels)

Operation mode is selected from the following for each channel:

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

## **General Purpose I/O Port**

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals; moreover, the port relocate function is built in. It can set the I/O port to which the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in port-relocate function
- ■Up to 120 high-speed general-purpose I/O ports in 144-pin package
- Some pins 5 V tolerant I/O. See "5. Pin Descriptions" and "6. I/O Circuit Type" for the corresponding pins.

## **Multi-function Timer (Max three units)**

The multi-function timer is composed of the following blocks:

Minimum resolution: 5.00 ns

- ■16-bit free-run timer × 3 ch/unit
- ■Input capture × 4 ch/unit
- ■Output compare × 6 ch/unit
- ■A/D activation compare × 6 ch/unit
- ■Waveform generator × 3 ch/unit
- ■16-bit PPG timer × 3 ch/unit

The following functions can be used to achieve the motor control:

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (motor emergency stop) interrupt function

#### Real-Time Clock (RTC)

The real-time clock can count year, month, day, hour, minute, second, or day of the week from 00 to 99.

- ■Interrupt function with specifying date and time (year/month/day/hour/minute) is available. This function is also available by specifying only year, month, day, hour, or minute.
- ■Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

# **Quadrature Position/Revolution Counter (QPRC; Max four channels)**

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. It is also possible to use up/down counter.

- ■The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

#### **Dual Timer (32-/16-bit Down Counter)**

The dual timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the following for each channel:

- ■Free-running
- ■Periodic (= Reload)
- ■One shot

### **Watch Counter**

The watch counter is used for wake up from low-power consumption mode. It is possible to select the main clock, sub clock, built-in High-speed CR clock, or built-in low-speed CR clock as the clock source.

■Interval timer: up to 64 s (max) with a sub clock of 32.768 kHz

# **External Interrupt Controller Unit**

- ■External interrupt input pin: Max 32 pins
- ■Include one non-maskable interrupt (NMI)



## Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs: a "hardware" watchdog and a "software" watchdog.

The hardware watchdog timer is clocked by low-speed internal CR oscillator. The hardware watchdog is thus active in any power saving mode except RTC mode and Stop mode.

#### Cyclic Redundancy Check (CRC) Accelerator

The CRC accelerator helps to verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 generator polynomial: 0x1021
- ■IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7

# Programmable Cyclic Redundancy Check (PRGCRC) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16, IEEE-802.3 CRC32 and generating polynomial are supported.

- ■CCITT CRC16 generator polynomial: 0x1021
- ■IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7
- ■Generating polynomial

#### **SD Card Interface**

It is possible to use the SD card that conforms to the following standards.

- Part 1 Physical Layer Specification version 3.01
- ■Part E1 SDIO Specification version 3.00
- Part A2 SD Host Controller Standard Specification version 3.00
- ■1-bit or 4-bit data bus

#### **Ethernet-MAC**

- ■Compliant with IEEE802.3 specification
- 10 Mbps/100 Mbps data transfer rates supported
- ■MII/RMII for external PHY device supported.
- ■MII: Max one channel
- ■RMII: Max one channel
- Full-duplex and half-duplex mode supported.
- ■Wake-ON-LAN supported

- ■Built-in dedicated descriptor-system DMAC
- ■Built-in 2 Kbytes transmit FIFO and 2 Kbytes receive FIFO.
- ■Compliant IEEE1588-2008 (PTP)

# I<sup>2</sup>S (Inter-IC Sound Bus) Interface (TX x one channel, RX x one channel)

- ■Supports three transfer protocols
  - □ I<sup>2</sup>S17
  - □ Left justified
  - □ DSP mode
- □ Separate clock generation block for flexible system integration options
- ■Master/slave mode selectable
- ■RX Only, TX Only or TX and RX simultaneous operation selectable
- ■Word length is programmable from 7-bits to 32-bits
- ■RX/TX FIFO integrated (RX: 66 words x 32-bits, TX: 66 words x 32-bits)
- ■DMA, interrupts, or polling based data transfer supported

#### **High-speed Quad SPI**

Up to 66 MHz clock rates for very fast data transfers to and from SPI compatible devices.

Up to 256 Mbytes of memory mapped address space.

- ■Single data rate (SDR)
- ■Supports single, dual, and quad data modes
- ■Built-in direct mode and command sequencer mode
  - □ Direct mode: Access by use of transmission FIFO/reception FIFO (up to 16 word x 32 bit)
  - □ Command sequencer mode: Automatic access assigned to external device area.

#### **Clock and Reset**

#### ■Clocks

Five clock sources (two external oscillators, two internal CR oscillators, and Main PLL) that are dynamically selectable.

- ☐ Main clock: 4 MHz to 48 MHz
- □ Sub clock: 30 kHz to 100 kHz
- ☐ High-speed internal CR clock: 4 MHz
- □ Low-speed internal CR clock: 100 kHz
- □ Main PLL Clock

#### ■Resets

- □ Reset requests from INITX pin
- □ Power on reset
- □ Software reset
- □ Watchdog timer reset
- □ Low-voltage detector reset
- □ Clock supervisor reset



#### **Clock Supervisor (CSV)**

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- ■External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

## **Low-Voltage Detector (LVD)**

This Series include two-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, the low-voltage detector function generates an interrupt or reset.

- ■LVD1: error reporting via interrupt
- ■LVD2: auto-reset operation

#### **Low-power Consumption mode**

Six low power consumption modes are supported.

- ■Sleep
- **■**Timer
- ■RTC
- Stop
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

## **Peripheral Clock Gating**

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

#### **VBAT**

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- **■**RTC
- ■32-kHz oscillation circuit
- ■Power-on circuit
- ■Back up register: 32 bytes
- ■Port circuit



#### Debug

- Serial wire JTAG debug port (SWJ-DP)
- ■Embedded trace macrocells (ETM) provide comprehensive debug and trace facilities.
- ■AHB trace macrocells (HTM)

#### **Unique ID**

Unique value of the device (41-bit) is set.

# **Power Supply**

- ■Five power supplies

□ Wide range voltage: VCC = 2.7 V to 5.5 V

 $\hfill \square$  Power supply for USB ch 0 I/O: USBVCC0 = 3.0 V to 3.6 V (when USB is used)

= 2.7 V to 5.5 V (when GPIO is used)

□ Power supply for USB ch 1 I/O:

USBVCC1 = 3.0 V to 3.6 V (when USB is used)

= 2.7 V to 5.5 V (when GPIO is used)

 $\hfill\square$  Power supply for Ethernet-MAC I/O: ETHVCC  $\,=\,3.0$  V to 5.5 V (when Ethernet is used.)


= 2.7 V to 5.5 V (when GPIO is used)

□ Power supply for VBAT: VBAT = 1.65 V to 5.5 V




# 4. Pin Assignments

# **LQS144**






#### **LQP176**






## **LQQ216**





**LBE192** 

# (TOP VIEW)



PFBGA-192



# 5. Pin Descriptions

# **List of Pin Functions**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

	Pin Nu	ımber									
LQQ216	LQP176	LQS144	LBE192	Pin Name		A	Iternate Pin Fun	ctions		I/O Circuit	Pin State Type
1	1	1	C1	VCC						-	-
2	2	2	B2	PA0	RTO20_0 (PPG20_0)	TIOA8_0	AIN2_0	INT00_0	MADATA00_0	G	K
3	3	3	C2	PA1	RTO21_0 (PPG20_0)	TIOA9_0	BIN2_0	MADATA01_0		G	Т
4	4	4	C3	PA2	RTO22_0 (PPG22_0)	TIOA10_0	ZIN2_0	MADATA02_0		G	T
5	5	5	D5	PA3	RTO23_0 (PPG22_0)	TIOA11_0	MADATA03_0			G	-1
6	6	6	D2	PA4	RTO24_0 (PPG24_0)	TIOA12_0	MADATA04_0			G	I
7	7	7	D1	PA5	SIN1_0	RTO25_0 (PPG24_0)	TIOA13_0	INT01_0	MADATA05_0	G	K
8	8	8	D3	PA6	SOT1_0 (SDA1_0))	DTTI2X_0	MADATA06_0			E	I
9	9	9	D4	PA7	SCK1_0 (SCL1_0)	IC20_0	MADATA07_0			Е	-1
10	10	-	E2	P50	SCS72_0	RTO00_1 (PPG00_1)	TIOA8_2	MADATA16_0		Е	-1
11	11	-	E3	P51	SCS73_0	RTO01_1 (PPG00_1)	TIOB8_2	MADATA17_0		Е	-1
12	12	-	E4	P52	RTO02_1 (PPG02_1)	TIOA9_2	MADATA18_0			Е	ı
13	-	-	-	P53	RTO03_1 (PPG02_1)	TIOB9_2	MADATA19_0			Е	-1
14	13	10	E5	PA8	SIN7_0	IC21_0	INT02_0	WKUP1	MADATA08_0	- 1	Q
15	14	11	F1	PA9	SOT7_0 (SDA7_0)	IC22_0	MADATA09_0			N	Т
16	15	12	F2	PAA	SCK7_0 (SCL7_0)	IC23_0	IC23_0	MADATA10_0		N	I
17	16	13	F3	PAB	SCS70_0	RX0_0	FRCK2_0	INT03_0	MADATA11_0	Е	K
18	17	14	F4	PAC	SCS71_0	TX0_0	TIOB8_0	AIN3_0	MADATA12_0	Е	
19	-	-	-	P54	SIN15_1	RTO04_1 (PPG04_1)	TIOA10_2	INT00_2	MADATA20_0	Е	K
20	-	-	-	P55	SOT15_1 (SDA15_1)	RTO05_1 (PPG04_1)	TIOB10_2	MADATA21_0		Е	T
21	-	-	-	P56	SCK15_1 (SCL15_1)	DTTI0X_1	TIOB0_1	MADATA22_0		Е	I
22	-	-	-	P57	IC00_1	TIOB1_1	MADATA23_0			E	- 1
23	18	15	F5	PAD	SCK3_0 (SCL3_0)	TIOB9_0	BIN3_0	MADATA13_0		N	Т
24	19	16	F6	PAE	ADTG_0	SOT3_0 (SDA3_0)	TIOB10_0	ZIN3_0	MADATA14_0	N	T
25	20	17	G2	PAF	SIN3_0	TIOB11_0	INT16_0	MADATA15_0	INT02_2	I	K
26	-	-	-	P58	SIN11_1	IC01_1	TIOB2_1	MADATA24_0		E	K



	Pin N	umber										I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192	Pin Name		Alternate Pin Functions							
27	-	-	-	P59	SOT11_1 (SDA11_1)	IC02_1	TIOB3_1	MADATA25_0				Е	1
28	-	-	-	P5A	SCK11_1 (SCL11_1)	IC03_1	TIOB4_1	MADATA26_0				Е	T
29	-	-	-	P5B	FRCK0_1	TIOB5_1	MADATA27_0					E	1
30	21	18	G3	P08	SIN14_0	TIOB12_0	INT17_0	MDQM0_0				Е	K
31	22	19	G4	P09	SOT14_0 (SDA14_0)	TIOB13_0	INT18_0	MDQM1_0				Е	K
32	23	20	G5	P0A	ADTG_1	SCK14_0 (SCL14_0)	AIN2_1	MCLKOUT_0				L	-1
33	-	-	-	P5C	TIOA11_2	MADATA28 _0	RTCCO_1	SUBOUT_1				Е	-1
34	24	-	G6	P30	RX0_1	TIOA13_2	INT03_2	MDQM2_0	12	SDI0_	_0	Е	K
35	25	_	H4	P31	TX0 1	TIOB13 2	MDQM3 0	I2SCK0 0		_		Е	1
36	26	21	H2	P32	BIN2 1	INT19 0	S DATA1 0					L	K
37	27	22	J1	P33	FRCK0 0	ZIN2 1	S DATA0 0					L	
38	28	23	НЗ	P34	IC03 0	INT00 1	S CLK 0					L	K
39	29	24	H1	VCC	_	_						-	-
40	30	25	H5	VSS								-	-
41	31	26	H6	P35	IC02_0	INT01_1	S_CMD_0					L	K
42	32	27	J5	P36	IC01_0	INT02_1	S_DATA3_0					L	K
43	33	28	J4	P37	IC00_0	INT03_1	S_DATA2_0					Г	K
44	34	29	J3	P38	ADTG_2	DTTI0X_0	S_WP_0					Е	
45	35	30	J2	P39	SIN2_1	RTO00_0 (PPG00_0)	TIOA0_1	AIN3_1	INT16_1	S_CD_0	MAD24_0	G	K
46	36	31	K1	P3A	SOT2_1 (SDA2_1)	RTO01_0 (PPG00_0)	TIOA1_1	BIN3_1	INT17_1	MAD23_0		G	K
47	37	32	K2	Р3В	SCK2_1 (SCL2_1)	RTO02_0 (PPG02_0)	TIOA2_1	ZIN3_1	INT18_1	MAD22_0	MNALE_0	Ю	K
48	38	33	K3	P3C	SIN13_0	RTO03_0 (PPG02_0)	TIOA3_1	INT19_1	MAD21_0	MNCLE_0		G	K
49	39	34	K4	P3D	SOT13_0 (SDA13_0)	RTO04_0 (PPG04_0)	TIOA4_1	MAD20_0	M	WEX	_0_	G	Τ
50	40	35	L1	P3E	SCK13_0 (SCL13_0)	RTO05_0 (PPG04_0)	TIOA5_1	MAD19_0		NREX		G	I
51	41	-	L2	P5D	SIN10_1	TIOB11_2	INT01_2	MADATA29_0	I2SI	MCLK	0_0	Е	K
52	42	-	L3	P5E	SOT10_1 (SDA10_1)	TIOA12_2	MADATA30_0	I2SDO0_0				Ш	_



	Pin N	umber											
LQQ216	LQP176	LQS144	LBE192	Pin Name		А	Iternate Pin Fund	ctions				I/O Circuit Type	Pin State Type
53	43	-	M2	P5F	SCK10_1 (SCL10_1)	TIOB12_2	MADATA31_0	I2SWS0_0				Е	1
54	44	36	M1	VSS								-	-
55	45	37	N1	VCC								-	-
56	46	38	N2	P40	SIN3_1	RTO10_0 (PPG10_0)	TIOA0_0	AIN0_0	INT23_0	MCSX7_0		G	К
57	47	39	N3	P41	SOT3_1 (SDA3_1)	RTO11_0 (PPG10_0)	TIOA1_0	BIN0_0	М	CSX6	_0	G	1
58	48	40	М3	P42	SCK3_1 (SCL3_1)	RTO12_0 (PPG12_0)	TIOA2_0	ZIN0_0	M	CSX5	_0	G	-1
59	49	41	L4	P43	SIN15_0	RTO13_0 (PPG12_0)	TIOA3_0	INT04_0	М	CSX4	_0	G	K
60	50	42	M4	P44	SOT15_0 (SDA15_0)	RTO14_0 (PPG14_0)	TIOA4_0	MCSX3_0				G	1
61	51	43	N4	P45	SCK15_0 (SCL15_0)	RTO15_0 (PPG14_0)	TIOA5_0	MCSX2_0				G	-1
62	52	44	P2	С								-	-
63	53	45	P3	VSS								-	-
64	54	46	P4	VCC								-	-
65	-	-	-	P4A	SIN12_1	AIN0_1	INT04_2					Е	K
66	-	-	-	P4B	SOT12_1 (SDA12_1)	BIN0_1						Е	-1
67	-	-	-	P4C	SCK12_1 (SCL12_1)	ZIN0_1						Е	-1
68	-	-	-	P4D	SCS72_1	RX2_2	INT05_2					Е	K
69	-	-	-	P4E	SCS73_1	TX2_2						Е	
70	55	47	L5	P7D	SCK1_1 (SCL1_1)	RX2_0	DTTI1X_0	INT05_0	WKUP2	MCSX1_0		L	Q
71	56	48	M5	P7E	ADTG_7	TX2_0	FRCK1_0	MCSX0_0				L	-
72	57	49	N5	INITX	VC 4							В	С
73 74	58	50	P5	P46	X0A X1A							Р	S
75	59 60	51 52	P6 P8	P47 VBAT	λIA							Q	I
76	61	53	N6	P48	VREGCTL							0	U
77	62	54	M6	P46 P49	VWAKEUP							0	U
78	63	-	K5	PF0	SCS63_0	RX2 1	FRCK1_1	TIOA15 1	IN	NT22	1	E	K
79	64	_	K6	PF1	SCS62 0	TX2_1	TIOB15_1	INT23_1		1124_	Ė	E	K
80	65	55	L6	P70	ADTG_8	SIN1_1	INT06 0	MRDY_0				Ī	K
81	66	56	J6	P71	SOT1_1 (SDA1_1)	MAD00_0	_					Е	-1
82	67	57	L8	P72	SIN9_0	TIOB0_0	INT07_0	MAD01_0				Е	K
83	68	58	K8	P73	SOT9_0 (SDA9_0)	TIOB1_0	MAD02_0	_				ш	1
84	69	59	J8	P74	SCK9_0 (SCL9_0)	TIOB2_0	MAD03_0					Е	1
85	70	-	N8	PF2	RTO10_1 (PPG10_1)	TIOA6_1	MRASX_0					L	1



	Pin N	umber											
LQQ216	LQP176	LQS144	LBE192	Pin Name		Alternate Pin Functions							
86	71	-	M8	PF3	RTO11_1 (PPG10_1)	TIOB6_1	INT05_1	MCASX_0			L	K	
87	72	-	N9	PF4	RTO12_1 (PPG12_1)	TIOA7_1	INT06_1	MSDWEX_0			L	K	
88	73	-	P9	PF5	RTO13_1 (PPG12_1)	TIOB7_1	INT07_1	MCSX8_0			L	K	
89	74	-	M9	PF6	RTO14_1 (PPG14_1)	TIOA14_1	INT20_1	MSDCKE_0			L	K	
90	75	-	L9	PF7	RTO15_1 (PPG14_1)	TIOB14_1	INT21_1	MSDCLK_0			L	K	
91	76	60	K9	P75	SIN8_0	TIOB3_0	AIN1_0	INT20_0	MAD0	4_0	Е	K	
92	77	61	P10	P76	SOT8_0 (SDA8_0)	TIOB4_0	BIN1_0	MAD05_0			Е	Ţ	
93	78	62	N10	P77	SCK8_0 (SCL8_0)	TIOB5_0	ZIN1_0	MAD06_0			Е	1	
94	-	-	-	PF8	SCS70_1	DTTI1X_1	AIN1_1				Е		
95	-	-	-	PF9	SCS71_1	IC10_1	BIN1_1				E		
96	79	63	L10	P78	SIN6_0	IC10_0	INT21_0	MAD07_0			Е	K	
97	80	64	K10	P79	SOT6_0 (SDA6_0)	IC11_0	MAD08_0				L	I	
98	81	65	M10	P7A	SCK6_0 (SCL6_0)	IC12_0	MAD09_0	INITOO			L	1	
99	82	66	N11	P7B	DA1	SCS60_0	IC13_0	INT22_0			R	J	
100	83	67	M11	P7C	DA0	SCS61_0	INT04_1				R	J	
101	-	-	-	PFA	SCK7_1 (SCL7_1)	IC11_1	ZIN1_1				Е	1	
102	-	-	-	PFB	SOT7_1 (SDA7_1)	IC12_1	INT07_2				Е	K	
103	- 04	- 00	- N/40	PFC	SIN7_1	IC13_1	INT06_2				E	K	
104	84	68	N13	PE0	MD1						C		
105	85	69	N12	MD0	>/2						J	D	
106 107	86 87	70 71	P12 P13	PE2 PE3	X0 X1						A	A B	
108	88	72	N14	VSS	A1						-	-	
109	89	73	M14	VCC							-	-	
110	90	74	M13	AVCC							-	-	
111	91	75	M12	AVSS							-	-	
112	92	76	L13	AVRL							-	-	
113	93	77	L12	AVRH							-	-	
114	94	78	L11	P10	AN00	SIN10_0	TIOA0_2	AIN0_2	INT08	3_0	F	М	
115	95	79	K13	P11	AN01	SOT10_0 (SDA10_0)	TIOB0_2	BIN0_2			F	L	
116	96	80	K12	P12	AN02	SCK10_0 (SCL10_0)	TIOA1_2	ZIN0_2			F	L	
117	97	81	K14	P13	AN03	SIN6_1	RX1_1	INT25_1			F	М	
118	98	82	K11	P14	AN04	SOT6_1 (SDA6_1)	TX1_1				F	L	
119	-	-	-	PB8	ADTG_6	SCS63_1	INT08_2	TRACED8			E	0	



	Pin Nu	umber			Alternate Pin Functions									
LQQ216	LQP176	LQS144	LBE192	Pin Name		Alternate Pin Functions								
120	-	-	-	PB9	SIN9_1	AIN2_2	INT09_2	TRACED9		Е	0			
121	-	-	-	PBA	SOT9_1 (SDA9_1)	BIN2_2	TRACED10			Е	N			
122	-	-	-	PBB	SCK9_1 (SCL9_1)	ZIN2_2	TRACED11			Е	N			
123	99	83	J13	P15	AN05	SIN11_0	TIOB1_2	AIN1_2	INT09_0	F	М			
124	100	84	J12	P16	AN06	SOT11_0 (SDA11_0)	TIOA2_2	BIN1_2		F	L			
125	101	85	J11	P17	AN07	SCK11_0 (SCL11_0)	TIOB2_2	ZIN1_2		F	L			
126	102	-	J10	PB0	AN16	SCK6_1 (SCL6_1)	TIOA9_1			F	L			
127	103	-	J9	PB1	AN17	SCS60_1	TIOB9_1	INT08_1		F	M			
128	104	-	H10	PB2	AN18	SCS61_1	TIOA10_1	INT09_1		F	M			
129	105	-	J14	PB3	AN19	SCS62_1	TIOB10_1			F	L			
130	106	86	H9	P18	AN08	SIN2_0	TIOA3_2	INT10_0		F	M			
131	107	87	H12	P19	AN09	SOT2_0 (SDA2_0)	TIOB3_2	INT24_1	TRACECLK	F	0			
132	108	88	H14	P1A	AN10	SCK2_0 (SCL2_0)	TIOA4_2	TRACED0		F	N			
133	109	89	G14	P1B	AN11	SIN12_0	TIOB4_2	INT11_0	TRACED1	F	0			
134	110	90	H13	P1C	AN12	SOT12_0 (SDA12_0)	TIOA5_2	TRACED2		F	N			
135	111	91	H11	P1D	AN13	SCK12_0 (SCL12_0)	TIOB5_2	TRACED3		F	N			
136	-	-	-	VSS						-	-			
137	-	-	-	VCC						-	-			
138	112	-	G13	PB4	AN20	SIN8 1	TIOA11 1	INT10 1	TRACED4	F	0			
139	113	-	F14	PB5	AN21	SOT8_1 (SDA8_1)	TIOB11_1	INT11_1	TRACED5	F	0			
140	114	1	G12	PB6	AN22	SCK8_1 (SCL8_1)	TIOA12_1	TRACED6		F	N			
141	115	-	G11	PB7	AN23	TIOB12_1	TRACED7			F	Ν			
142	116	92	G10	P1E	AN14	TIOA8_1	INT26_1	MAD10_0		F	M			
143	117	93	G9	P1F	AN15	RTS5_0	TIOB8_1	INT27_1	MAD11_0	F	M			
144	118	94	F10	P2A	AN24	CTS5_0	MAD12_0			F	L			
145	119	95	F11	P29	AN25	SCK5_0 (SCL5_0)	MAD13_0			F	L			
146	120	96	F12	P28	AN26	SOT5_0 (SDA5_0)	MAD14_0			F	L			
147	121	97	F13	P27	AN27	SIN5_0	INT24_0	MAD15_0		F	M			
148	-	-	-	PBC	TX1_2	TRACED12				Е	Ν			
149	-	-	-	PBD	SCK0_1 (SCL0_1)	RX1_2	AIN3_2	INT10_2	TRACED13	Е	0			
150	-	-	-	PBE	SOT0_1 (SDA0_1)	BIN3_2	TRACED14			Е	N			
151	-	-	-	PBF	SIN0_1	ZIN3_2	INT11_2	TRACED15		Е	0			
152	122	98	E10	P26	TX1_0	MAD16_0				Е	- 1			
153	123	99	E11	P25	AN28	RX1_0	INT25_0	MAD17_0		F	M			
154	124	100	E12	P24	AN29	TIOA13_1	MAD18_0			F	L			



	Pin Nu	umber			Alternate Pin Functions						Pin State Type		
LQQ216	LQP176	LQS144	LBE192	Pin Name		Alternate Pin Functions							
155	125	101	E13	P23	UHCONX1	AN30	SCK0_0 (SCL0_0)	TIOB13_1		F	L		
156	126	102	D12	P22	AN31	SOT0_0 (SDA0_0)	INT26_0			F	М		
157	127	103	D13	P21	ADTG_4	SIN0_0	INT27_0	CROUT_0			K		
158	128	104	C13	P20	NMIX	WKUP0					F		
159	129	105	E14	USBV CC1						-	-		
160	130	106	D14	P82	UDM1					Н	R		
161	131	107	C14	P83	UDP1					Н	R		
162	132	108	B14	VSS						-	-		
163	133	109	A13	VCC						-	-		
164	134	110	B13	P00	TRSTX					Е	G		
165	135	111	A12	P01	TCK	SWCLK				Е	G		
166	136	112	C12	P02	TDI	014/210				E	G		
167	137	113	B12	P03	TMS	SWDIO				E	G		
168	138	114	B11	P04	TDO	SWO				E	G		
169 170	139 140	-	C11 D11	P90	INT12_1 SIN5_1	Q_IO3_0 INT13_1	0.102.0			S	K		
171	141	-	B10	P91 P92	SOT5_1 (SDA5_1)	INT13_1 INT14_1	Q_IO2_0 Q_IO1_0			S	K		
172	142	-	C10	P93	SCK5_1 (SCL5_1)	INT15_1	Q_IO0_0			S	K		
173	143	-	D10	P94	CTS5 1	Q SCK 0				S	-		
174	144	-	B9	P95	RTS5_1	Q_CS0_0				S			
175	-	-	-	P96	RX0_2	INT12_2	Q_CS1_0			S	K		
176	-	-	-	P97	TX0_2	INT13_2	Q_CS2_0			S	K		
177	145	115	C9	PC0	E_RXER					K	V		
178	146	116	B8	PC1	TIOB6_0	E_RX03				K	V		
179	147	117	D9	PC2	TIOA6_0	E_RX02				K	V		
180	148	118	E9	PC3	TIOB7_0	E_RX01				K	V		
181	149	119	F9	PC4	TIOA7_0	E_RX00				K	V		
182 183	150 151	120 121	C8 D8	PC5 PC6	TIOB14_0 TIOA14_0	E_RXDV E_MDIO				K	V		
184	152	122	E8	PC7	INT13 0	E MDC	CROUT 1			E	W		
185	153	123	A10	PC8		REFCK	01.001_1			K	V		
186	154	124	F8	PC9	TIOB15_0	E_COL				K	V		
187	155	125	B7	PCA	TIOA15 0	E CRS				K	V		
188	156	126	A9		THVCC					-	-		
189	157	127	A8	VSS						-	-		
190	158	128	A7	PCB	INT28_0	E_COUT				L	W		
191	159	129	C7	PCC	E_TCK					K	V		
192	160	130	A6	PCD	SOT4_1 (SDA4_1)	INT14_0	E_TXER			L	W		
193	161	131	D7	PCE	SIN4_1	INT15_0	E_TX03			L	W		
194	162	132	E7	PCF	RTS4_1	INT12_0	E_TX02			L	W		
195	163	133	F7	PD0	INT30_1	E_TX01				L	W		
196	164	134	B6	PD1	INT31_1	E_TX00				L	W		
197	165	135	C6	PD2	CTS4_1	FRCK2_1	E_TXEN			L	V		
198	166	136	D6	P6E	ADTG_5	SCK4_1 (SCL4_1)	IC23_1	INT29_0	E_PPS	Е	W		



	Pin N	umber									I/O Circuit	Pin State Type	
LQQ216	LQP176	LQS144	LBE192	Pin Name		Alternate Pin Functions							
199	-	-	-	P6D	SCK14_1 (SCL14_1)	IC22_1	TIOB6_2				Е	I	
200	-	-	-	P6C	SOT14_1 (SDA14_1)	IC21_1	TIOA6_2				Е	1	
201	-	-	-	P6B	SIN14_1	IC20_1	TIOB7_2	INT14_2			E	K	
202	-	-	-	P6A	DTTI2X_1	TIOA7_2					E	I	
203	-	-	-	P69	RTO20_1 (PPG20_1)	TIOB14_2					E	1	
204	-	-	-	P68	SCK13_1 (SCL13_0)	RTO21_1 (PPG20_1)	TIOA14_2				Е	-1	
205	-	-	-	P67	SOT13_1 (SDA13_1)	RTO22_1 (PPG22_1)	TIOB15_2				E	-1	
206	-	-	-	P66	SIN13_1	RTO23_1 (PPG22_1)	TIOA15_2	INT15_2			E	K	
207	167	-	E6	P65	RTO24_1 (PPG24_1)	INT28_1					E	K	
208	168	-	B5	P64	CTS4_0	RTO25_1 (PPG24_1)	INT29_1				1	K	
209	169	137	C5	P63	ADTG_3	RTS4_0	INT30_0	MOEX_0			L	K	
210	170	138	B4	P62	SCK4_0 (SCL4_0)	MWEX_0					L	1	
211	171	139	C4	P61	UHCONX0	SOT4_0 (SDA4_0)	MALE_0	RTCCO_0	SUE	BOUT_0	L	1	
212	172	140	B3	P60	SIN4_0	INT31_0	WKUP3				I	Q	
213	173	141	A4	US	BVCC0						-	-	
214	174	142	A3	P80	UDM0						Н	R	
215	175	143	A2	P81	UDP0						Н	R	
216	176	144	B1								-	-	
-	-	-	E1								-	-	
-	-	-	G1								-	-	
-	-	-	P7								-	-	
-	-	-	P11								-	-	
-	-	-	L14								-	-	
-	-	-	A11								-	-	
-	-	-	A5	VSS							-	-	
-	-	-	N7								-	-	
-	-	-	M7								-	-	
-	-	-	L7								-	-	
-	-	-	K7								-	-	
-	-	-	J7								-	-	
	-	-	G7								-	-	
-	-	-	H7								-	-	
-	-	-	H8								-	-	
-	-	-	G8								-	-	



# **Signal Descriptions**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	ADTG_0		24	19	16	F6
	ADTG_1		32	23	20	G5
	ADTG_2	A/D converter external trigger input	44	34	29	J3
	ADTG_3		209	169	137	C5
	ADTG_4	pin	157	127	103	D13
	ADTG_5	Pili	198	166	136	D6
	ADTG_6		119	-	-	-
	ADTG_7		71	56	48	M5
	ADTG_8		80	65	55	L6
	AN00		114	94	78	L11
	AN01		115	95	79	K13
	AN02		116	96	80	K12
	AN03		117	97	81	K14
	AN04		118	98	82	K11
	AN05		123	99	83	J13
	AN06		124	100	84	J12
	AN07		125	101	85	J11
	AN08		130	106	86	H9
	AN09		131	107	87	H12
A / D	AN10		132	108	88	H14
A/D	AN11		133	109	89	G14
converter	AN12		134	110	90	H13
	AN13		135	111	91	H11
	AN14		142	116	92	G10
	AN15	A/D converter analog input pin.	143	117	93	G9
	AN16	ANxx describes A/D converter ch xx.	126	102	-	J10
	AN17		127	103	-	J9
	AN18		128	104	-	H10
	AN19		129	105	-	J14
	AN20		138	112	-	G13
	AN21		139	113	-	F14
	AN22		140	114	-	G12
	AN23		141	115	-	G11
	AN24		144	118	94	F10
	AN25		145	119	95	F11
	AN26		146	120	96	F12
	AN27		147	121	97	F13
	AN28		153	123	99	E11
	AN29		154	124	100	E12
	AN30		155	125	101	E13
	AN31		156	126	102	D12



				Pin Number			
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
	TIOA0_0		56	46	38	N2	
Base	TIOA0_1	Base Timer ch 0 TIOA pin	45	35	30	J2	
Timer	TIOA0_2		114	94	78	L11	
0	TIOB0_0	Dana Timan ak A TIOD ain	82	67	57	L8	
	TIOB0_1 TIOB0_2	Base Timer ch 0 TIOB pin	21	- 95	- 79	- K13	
	TIOBU_2		115 57	95 47	39	N3	
	TIOA1_0	Base Timer ch 1 TIOA pin	46	36	31	K1	
Base	TIOA1 2		116	96	80	K12	
Timer	TIOB1_0		83	68	58	K8	
1	TIOB1_1	Base Timer ch 1 TIOB pin	22	-	-	-	
	TIOB1_2		123	99	83	J13	
	TIOA2_0	5 10-104	58	48	40	M3	
Base	TIOA2_1	Base Timer ch 2 TIOA pin	47	37	32	K2	
Timer	TIOA2_2 TIOB2_0		124 84	100 69	84 59	J12 J8	
2	TIOB2_0	Base Timer ch 2 TIOB pin	26	-	-	-	
	TIOB2_1	J Badd Tillion dir 2 TTOD piin	125	101	85	J11	
	TIOA3 0		59	49	41	L4	
Base Timer 3	TIOA3_1	Base Timer ch 3 TIOA pin	48	38	33	K3	
	TIOA3_2		130	106	86	H9	
	TIOB3_0		91	76	60	K9	
	TIOB3_1	Base Timer ch 3 TIOB pin	27	- 407	-	-	
	TIOB3_2		131	107	87	H12	
	TIOA4_0	Base Timer ch 4 TIOA pin	60	50	42	M4	
D	TIOA4_1		49	39	34	K4	
Base Timer	TIOA4_2		132	108	88	H14	
4	TIOB4_0		92	77	61	P10	
	TIOB4_1	Base Timer ch 4 TIOB pin	28	-	-	-	
	TIOB4_2		133	109	89	G14	
	TIOA5_0		61	51	43	N4	
	TIOA5_1	Base Timer ch 5 TIOA pin	50	40	35	L1	
Base Timer	TIOA5_2		134	110	90	H13	
5	TIOB5_0		93	78	62	N10	
	TIOB5_1	Base Timer ch 5 TIOB pin	29	-	-	-	
	TIOB5_2		135	111	91	H11	
	TIOA6_0		179	147	117	D9	
	TIOA6_1	Base Timer ch 6 TIOA pin	85	70	-	N8	
Base	TIOA6_2		200	-	-	-	
Timer 6	TIOB6_0		178	146	116	B8	
Ç	TIOB6_1	Base Timer ch 6 TIOB pin	86	71	-	M8	
	TIOB6_2		199	-	-	-	



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	TIOA7_0		181	149	119	F9		
	TIOA7_1	Base Timer ch 7 TIOA pin	87	72	-	N9		
Base Timer	TIOA7_2		202	-	-	-		
7	TIOB7_0		180	148	118	E9		
	TIOB7_1	Base Timer ch 7 TIOB pin	88	73	-	P9		
	TIOB7_2		201	-	-	-		
	TIOA8_0		2	2	2	B2		
	TIOA8_1	Base Timer ch 8 TIOA pin	142	116	92	G10		
Base Timer	TIOA8_2		10	10	-	E2		
8	TIOB8_0		18	17	14	F4		
	TIOB8_1	Base Timer ch 8 TIOB pin	143	117	93	G9		
	TIOB8_2		11	11	-	E3		
Base Timer 9	TIOA9_0		3	3	3	C2		
	TIOA9_1	Base Timer ch 9 TIOA pin	126	102	-	J10		
	TIOA9_2		12	12	_	E4		
	TIOB9_0		23	18	15	F5		
	TIOB9_1	Base Timer ch 9 TIOB pin	127	103	_	J9		
	TIOB9_2		13	-	-	_		
	TIOA10_0	Base Timer ch 10 TIOA pin	4	4	4	C3		
	TIOA10_1		128	104	-	H10		
Base Timer	TIOA10_2		19	-	-	-		
10	TIOB10_0		24	19	16	F6		
	TIOB10_1	Base Timer ch 10 TIOB pin	129	105	-	J14		
	TIOB10_2		20	-	-	-		
	TIOA11_0		5	5	5	D5		
	TIOA11_1	Base Timer ch 11 の TIOA pin	138	112	-	G13		
Base	TIOA11_2		33	-	-	-		
Timer 11	TIOB11_0		25	20	17	G2		
	TIOB11_1	Base Timer ch 11 TIOB pin	139	113	-	F14		
	TIOB11_2		51	41	-	L2		
	TIOA12_0		6	6	6	D2		
	TIOA12_1	Base Timer ch 12 TIOA pin	140	114	-	G12		
Base	TIOA12_2	]	52	42	-	L3		
Timer 12	TIOB12_0		30	21	18	G3		
	TIOB12_1	Base Timer ch 12 TIOB pin	141	115	-	G11		
	TIOB12_2		53	43	-	M2		



	Pin Numl					
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	TIOA13_0		7	7	7	D1
	TIOA13_1	Base Timer ch 13 TIOA pin	154	124	100	E12
Base Timer	TIOA13_2		34	24	-	G6
13	TIOB13_0		31	22	19	G4
	TIOB13_1	Base Timer ch 13 TIOB pin	155	125	101	E13
	TIOB13_2		35	25	-	H4
	TIOA14_0	Base Timer ch 14 TIOA pin	183	151	121	D8
	TIOA14_1		89	74	-	M9
Base	TIOA14_2		204	-	-	-
Timer 14	TIOB14_0		182	150	120	C8
	TIOB14_1	Base Timer ch 14 TIOB pin	90	75	-	L9
	TIOB14_2		203	-	-	-
	TIOA15_0		187	155	125	В7
Base Timer 15	TIOA15_1	Base Timer ch 15 TIOA pin	78	63	_	K5
	TIOA15_2		206	-	-	-
	TIOB15_0		186	154	124	F8
	TIOB15_1	Base timer ch 15 TIOB pin	79	64	_	K6
	TIOB15_2		205	-	_	-
	TX0_0		18	17	14	F4
	TX0_1	CAN interface ch 0 TX output pin	35	25	_	H4
CANIO	TX0_2		176	-	_	-
CAN 0	RX0_0		17	16	13	F3
	RX0_1	CAN interface ch 0 RX output pin	34	24	-	G6
	RX0_2		175	-	-	-
	TX1_0		152	122	98	E10
	TX1_1	CAN interface ch 1 TX output pin	118	98	82	K11
CANIA	TX1_2		148	-	-	-
CAN 1	RX1_0		153	123	99	E11
	RX1_1	CAN interface ch 1 RX output pin	117	97	81	K14
	RX1_2		149	-	-	-
	TX2_0		71	56	48	M5
	TX2_1	CAN-FD interface ch 2 TX output pin	79	64	-	K6
CAN 2	TX2_2	] F"'	69	-	-	-
(CAN-FD)	RX2_0		70	55	47	L5
-	RX2_1	CAN-FD interface ch 2 RX input pin	78	63	-	K5
	RX2_2	]	68	-	-	-



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	SWCLK	Serial wire debug interface clock input pin	165	135	111	A12		
	SWDIO	Serial wire debug interface data input/output pin	167	137	113	B12		
	SWO	Serial wire viewer output pin	168	138	114	B11		
	TCK	JTAG test clock input pin	165	135	111	A12		
	TDI	JTAG test data input pin	166	136	112	C12		
	TDO	JTAG debug data output pin	168	138	114	B11		
	TMS	JTAG test mode state input/output pin	167	137	113	B12		
	TRACECLK	Trace CLK output pin of ETM/HTM	131	107	87	H12		
	TRACED0		132	108	88	H14		
	TRACED1	Trace data output pin of ETM/	133	109	89	G14		
	TRACED2	Trace data output pin of HTM	134	110	90	H13		
Dahumman	TRACED3		135	111	91	H11		
Debugger	TRACED4		138	112	-	G13		
	TRACED5		139	113	-	F14		
	TRACED6		140	114	-	G12		
	TRACED7		141	115	-	G11		
	TRACED8		119	-	-	-		
	TRACED9	Trace data output pin of HTM	120	-	-	-		
	TRACED10	Trace data output piri of HTM	121	-	-	-		
	TRACED11		122	-	-	-		
	TRACED12		148	-	-	-		
	TRACED13		149	-	-	-		
	TRACED14		150	-	-	-		
	TRACED15		151	-	-	-		
	TRSTX	JTAG test reset Input pin	164	134	110	B13		



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	MAD00_0		81	66	56	J6		
	MAD01_0		82	67	57	L8		
	MAD02_0		83	68	58	K8		
	MAD03_0		84	69	59	J8		
	MAD04_0		91	76	60	K9		
	MAD05_0		92	77	61	P10		
	MAD06_0		93	78	62	N10		
	MAD07_0		96	79	63	L10		
	MAD08_0		97	80	64	K10		
	MAD09_0		98	81	65	M10		
	MAD10_0		142	116	92	G10		
	MAD11_0	External bus interface address bus	143	117	93	G9		
	MAD12_0		144	118	94	F10		
	MAD13_0		145	119	95	F11		
	MAD14_0		146	120	96	F12		
	MAD15_0		147	121	97	F13		
External	MAD16_0		152	122	98	E10		
bus	MAD17_0		153	123	99	E11		
	MAD18_0		154	124	100	E12		
	MAD19_0		50	40	35	L1		
	MAD20_0		49	39	34	K4		
	MAD21_0		48	38	33	K3		
	MAD22_0		47	37	32	K2		
	MAD23_0		46	36	31	K1		
	MAD24_0		45	35	30	J2		
	MCSX0_0		71	56	48	M5		
	MCSX1_0		70	55	47	L5		
	MCSX2_0		61	51	43	N4		
	MCSX3_0	1_, , , .,	60	50	42	M4		
	MCSX4_0	External bus interface chip select output pin	59	49	41	L4		
	MCSX5_0	_ ' '	58	48	40	М3		
	MCSX6_0		57	47	39	N3		
	MCSX7_0		56	46	38	N2		
	MCSX8_0		88	73	-	P9		



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	MADATA00_0		2	2	2	B2
	MADATA01_0		3	3	3	C2
	MADATA02_0		4	4	4	C3
	MADATA03_0		5	5	5	D5
	MADATA04_0		6	6	6	D2
	MADATA05_0		7	7	7	D1
	MADATA06_0		8	8	8	D3
	MADATA07_0		9	9	9	D4
	MADATA08_0		14	13	10	E5
	MADATA09_0		15	14	11	F1
	MADATA10_0		16	15	12	F2
	MADATA11_0		17	16	13	F3
	MADATA12_0		18	17	14	F4
	MADATA13_0		23	18	15	F5
	MADATA14_0	External bus interface data bus	24	19	16	F6
	MADATA15_0		25	20	17	G2
	MADATA16_0		10	-	-	-
	MADATA17_0		11	-	-	-
	MADATA18_0		12	-	-	-
External bus	MADATA19_0		13	-	_	-
bus	MADATA20_0		19	-	_	-
	MADATA21_0		20	-	-	-
	MADATA22_0		21	-	-	-
	MADATA23_0		22	-	-	-
	MADATA24_0		26	-	-	-
	MADATA25_0		27	-	-	-
	MADATA26_0		28	-	-	-
	MADATA27_0		29	-	-	-
	MADATA28_0		33	-	-	-
	MADATA29_0		51	-	-	-
	MADATA30_0		52	-	-	-
	MADATA31_0		53	-	-	-
	MDQM0_0		30	21	18	G3
	MDQM1_0	External bus interface byte mask signal output pin	31	22	19	G4
	MDQM2_0 MDQM3_0	Signal output pill	34 35	-	-	-
	MALE_0	External bus interface address latch enable output signal for multiplex	211	171	139	C4
	MRDY_0	External bus interface external RDY input signal	80	65	55	L6
	MCLKOUT_0	External bus interface external clock output pin	32	23	20	G5



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	MNALE_0	External bus interface ALE signal to control NAND flash output pin	47	37	32	K2		
	MNCLE_0	External bus interface CLE signal to control NAND flash output pin	48	38	33	K3		
	MNREX_0	External bus interface read enable signal to control NAND flash	50	40	35	L1		
	MNWEX_0	External bus interface write enable signal to control NAND flash	49	39	34	K4		
	MOEX_0	External bus interface read enable signal for SRAM	209	169	137	C5		
External bus	MWEX_0	External bus interface write enable signal for SRAM	210	170	138	B4		
	MSDCLK_0	SDRAM interface SDRAM clock output pin	90	75	-	L9		
	MSDCKE_0	SDRAM interface SDRAM clock enable pin	89	74	-	M9		
	MRASX_0	SDRAM interface SDRAM column active strobe pin	85	70	-	N8		
	MCASX_0	SDRAM interface SDRAM row active strobe pin	86	71	-	M8		
	MSDWEX_0	SDRAM interface SDRAM write enable pin	87	72	-	N9		
	INT00_0		2	2	2	B2		
	INT00_1	External interrupt request 00 input pin	38	28	23	НЗ		
	INT00_2	] F	19	-	-	-		
	INT01_0		7	7	7	D1		
	INT01_1	External interrupt request 01 input pin	41	31	26	H6		
	INT01_2	] P	51	41	-	L2		
	INT02_0		14	13	10	E5		
	INT02_1	External interrupt request 02 input pin	42	32	27	J5		
External	INT02_2	, p"'	26	-	-	-		
interrupt	INT03_0		17	16	13	F3		
	INT03_1	External interrupt request 03 input pin	43	33	28	J4		
	INT03_2	- μ"	34	24	-	G6		
	INT04_0		59	49	41	L4		
	INT04_1	External interrupt request 04 input	100	83	67	M11		
	INT04_2	. pin	65	-	-	-		
	INT05_0		70	55	47	L5		
	INT05_1	External interrupt request 05 input pin	86	71	-	M8		
	INT05_2		68	-	-	-		



		Pin Numbe				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	INT06_0		80	65	55	L6
	INT06_1	External interrupt request 06 input pin	87	72	-	N9
	INT06_2	•	103	-	-	-
	INT07_0		82	67	57	L8
	INT07_1	External interrupt request 07 input pin	88	73	-	P9
	INT07_2	'	102	-	-	-
	INT08_0		114	94	78	L11
	INT08_1	External interrupt request 08 input pin	127	103	-	J9
	INT08_2		119	-	-	-
	INT09_0		123	99	83	J13
	INT09_1	External interrupt request 09 input pin	128	104	-	H10
	INT09_2		120	-	-	-
	INT10_0		130	106	86	H9
	INT10_1	External interrupt request 10 input pin	138	112	-	G13
	INT10_2		149	-	-	-
	INT11_0		133	109	89	G14
	INT11_1	External interrupt request 11 input pin	139	113	-	F14
	INT11_2	_ P"'	151	-	-	-
	INT12_0		194	162	132	E7
External	INT12_1	External interrupt request 12 input pin	169	139	-	C11
interrupt	INT12_2		175	-	-	-
	INT13_0		184	152	122	E8
	INT13_1	External interrupt request 13 input pin	170	140	-	D11
	INT13_2	_ P	176	-	-	-
	INT14_0		192	160	130	A6
	INT14_1	External interrupt request 14 input pin	171	141	-	B10
	INT14_2	_ p	201	-	-	-
	INT15_0		193	161	131	D7
	INT15_1	External interrupt request 15 input pin	172	142	-	C10
	INT15_2	_ P"'	206	-	-	-
	INT16_0	External interrupt request 16 input	25	20	17	G2
	INT16_1	pin	45	35	30	J2
	INT17_0	External interrupt request 17 input	30	21	18	G3
	INT17_1	pin	46	36	31	K1
	INT18_0	External interrupt request 18 input	31	22	19	G4
	INT18_1	pin	47	37	32	K2
	INT19_0	External interrupt request 19 input	36	26	21	H2
-	INT19_1	pin	48	38	33	K3
	INT20_0	External interrupt request 20 input	91	76	60	K9
	INT20_1	pin	89	74	-	M9



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	INT21_0	External interrupt request 21 input	96	79	63	L10
	INT21_1	pin	90	75	-	L9
	INT22_0	External interrupt request 22 input	99	82	66	N11
	INT22_1	pin	78	63	-	K5
	INT23_0	INT23_0 External interrupt request 23 input pin INT24_0 External interrupt request 24 input	56	46	38	N2
	INT23_1		79	64	-	K6
	INT24_0		147	121	97	F13
	INT24_1	pin	131	107	87	H12
	INT25_0	External interrupt request 25 input	153	123	99	E11
		pin	117	97	81	K14
	INT26_0	External interrupt request 26 input	156	126	102	D12
External interrupt	INT26_1	pin	142	116	92	G10
morrapt	INT27_0	External interrupt request 27 input	157	127	103	D13
	INT27_1	pin	143	117	93	G9
	INT28_0	External interrupt request 28 input	190	158	128	A7
	INT28_1	pin	207	167	-	E6
	INT29_0	External interrupt request 29 input	198	166	136	D6
	INT29_1	pin	208	168	-	B5
	INT30_0	External interrupt request 30 input	209	169	137	C5
	INT30_1	pin	195	163	133	F7
	INT31_0	External interrupt request 31 input	212	172	140	В3
	INT31_1	pin	196	164	134	B6
	NMIX	Non-maskable interrupt input pin	158	128	104	C13



			Pin Number			
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	P00		164	134	110	B13
	P01		165	135	111	A12
	P02		166	136	112	C12
	P03	General-purpose I/O port 0	167	137	113	B12
	P04	General-purpose I/O port 0	168	138	114	B11
	P08		30	21	18	G3
	P09		31	22	19	G4
	P0A		32	23	20	G5
	P10		114	94	78	L11
	P11		115	95	79	K13
	P12		116	96	80	K12
	P13		117	97	81	K14
	P14		118	98	82	K11
	P15		123	99	83	J13
	P16		124	100	84	J12
	P17	Consent records 1/O mont 4	125	101	85	J11
	P18	General-purpose I/O port 1	130	106	86	H9
GPIO	P19		131	107	87	H12
	P1A		132	108	88	H14
	P1B		133	109	89	G14
	P1C		134	110	90	H13
	P1D		135	111	91	H11
	P1E		142	116	92	G10
	P1F		143	117	93	G9
	P20		158	128	104	C13
	P21		157	127	103	D13
	P22		156	126	102	D12
	P23		155	125	101	E13
	P24		154	124	100	E12
	P25	General-purpose I/O port 2	153	123	99	E11
	P26	]	152	122	98	E10
-	P27	1	147	121	97	F13
	P28	]	146	120	96	F12
	P29	1	145	119	95	F11
	P2A	1	144	118	94	F10



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	P30		34	24	-	G6
	P31		35	25	-	H4
	P32		36	26	21	H2
	P33		37	27	22	J1
	P34		38	28	23	НЗ
	P35		41	31	26	H6
	P36		42	32	27	J5
	P37	General-purpose I/O port 3	43	33	28	J4
	P38		44	34	29	J3
	P39		45	35	30	J2
	P3A		46	36	31	K1
	P3B		47	37	32	K2
	P3C		48	38	33	K3
	P3D		49	39	34	K4
ODIO	P3E		50	40	35	L1
GPIO	P40		56	46	38	N2
	P41		57	47	39	N3
	P42		58	48	40	М3
	P43		59	49	41	L4
	P44		60	50	42	M4
	P45		61	51	43	N4
	P46		73	58	50	P5
	P47	General-purpose I/O port 4	74	59	51	P6
	P48		76	61	53	N6
	P49		77	62	54	M6
	P4A		65	-	-	-
	P4B		66	-	-	-
	P4C		67	-	-	-
	P4D		68	-	-	-
	P4E		69	-	-	-



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	P50		10	10	-	E2		
	P51		11	11	-	E3		
	P52		12	12	-	E4		
	P53		13	-	-	-		
	P54		19	-	-	-		
	P55		20	-	-	-		
	P56		21	-	-	-		
	P57	General-purpose I/O port 5	22	-	-	-		
	P58	General-purpose I/O port 5	26	-	-	-		
	P59		27	-	-	-		
	P5A		28	-	-	-		
	P5B		29	-	-	-		
	P5C		33	-	-	-		
	P5D		51	41	-	L2		
	P5E		52	42	-	L3		
GPIO	P5F		53	43	-	M2		
	P60		212	172	140	В3		
	P61		211	171	139	C4		
	P62		210	170	138	B4		
	P63		209	169	137	C5		
	P64		208	168	-	B5		
	P65		207	167	-	E6		
	P66		206	-	-	-		
	P67	General-purpose I/O port 6	205	-	-	-		
	P68		204	-	-	-		
	P69		203	-	-	-		
	P6A		202	-	-	-		
	P6B		201	-	-	-		
	P6C		200	-	-	-		
	P6D		199	-	-	-		
	P6E		198	166	136	D6		



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	P70		80	65	55	L6
	P71		81	66	56	J6
	P72		82	67	57	L8
	P73		83	68	58	K8
	P74		84	69	59	J8
	P75		91	76	60	K9
	P76		92	77	61	P10
	P77	General-purpose I/O port 7	93	78	62	N10
	P78		96	79	63	L10
	P79		97	80	64	K10
	P7A		98	81	65	M10
	P7B		99	82	66	N11
	P7C		100	83	67	M11
GPIO	P7D		70	55	47	L5
	P7E		71	56	48	M5
	P80		214	174	142	А3
	P81	General-purpose I/O port 8	215	175	143	A2
	P82	General-purpose I/O port o	160	130	106	D14
	P83		161	131	107	C14
	P90		169	139	-	C11
	P91		170	140	-	D11
	P92		171	141	-	B10
	P93	General-purpose I/O port 9	172	142	-	C10
	P94	General-purpose I/O port 9	173	143	-	D10
	P95		174	144	-	B9
	P96		175	-	-	
	P97		176	-	-	-



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	PA0		2	2	2	B2		
	PA1		3	3	3	C2		
	PA2	]	4	4	4	C3		
	PA3	]	5	5	5	D5		
	PA4	]	6	6	6	D2		
	PA5		7	7	7	D1		
	PA6	]	8	8	8	D3		
	PA7	Conoral nurnoss I/O nort A	9	9	9	D4		
	PA8	General-purpose I/O port A	14	13	10	E5		
	PA9	]	15	14	11	F1		
	PAA	]	16	15	12	F2		
	PAB		17	16	13	F3		
	PAC	]	18	17	14	F4		
	PAD	]	23	18	15	F5		
	PAE	]	24	19	16	F6		
ODIO	PAF	]	25	20	17	G2		
GPIO	PB0		126	102	-	J10		
	PB1		127	103	-	J9		
	PB2	]	128	104	-	H10		
	PB3		129	105	-	J14		
	PB4		138	112	-	G13		
	PB5		139	113	-	F14		
	PB6		140	114	-	G12		
	PB7	Conord nurnoss I/O nort B	141	115	-	G11		
	PB8	General-purpose I/O port B	119	-	-	-		
	PB9	]	120	-	-	-		
	PBA	]	121	-	-	-		
	PBB	]	122	-	-	-		
	PBC	]	148	-	-	-		
	PBD	]	149	-	-	-		
	PBE	]	150	-	-	-		
	PBF	]	151	-	-	-		



Pin Number					umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	PC0		177	145	115	C9
	PC1		178	146	116	B8
	PC2		179	147	117	D9
	PC3		180	148	118	E9
	PC4		181	149	119	F9
	PC5		182	150	120	C8
	PC6		183	151	121	D8
	PC7	General-purpose I/O port C	184	152	122	E8
	PC8	General-purpose I/O port C	185	153	123	A10
	PC9		186	154	124	F8
	PCA		187	155	125	В7
	PCB		190	158	128	A7
	PCC		191	159	129	C7
	PCD		192	160	130	A6
	PCE		193	161	131	D7
	PCF		194	162	132	E7
	PD0		195	163	133	F7
GPIO	PD1	General-purpose I/O port D	196	164	134	В6
	PD2		197	165	135	C6
	PE0	General-purpose I/O port E	104	84	68	N13
	PE2		106	86	70	P12
	PE3		107	87	71	P13
	PF0		78	63	-	K5
	PF1		79	64	-	K6
	PF2		85	70	-	N8
	PF3		86	71	-	M8
	PF4		87	72	-	N9
	PF5		88	73	-	P9
	PF6	General-purpose I/O port F	89	74	-	M9
	PF7		90	75	-	L9
	PF8		94	-	-	-
	PF9		95	-	-	-
	PFA		101	-	-	-
	PFB		102	-	-	-
	PFC		103	-	-	-



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	SIN0_0	Multi-function serial interface ch 0	157	127	103	D13		
	SIN0_1	input pin	151	-	-	-		
	SOT0_0 (SDA0_0)	Multi-function serial interface ch 0 output pin	156	126	102	D12		
Multi- Function Serial 0	SOT0_1 (SDA0_1)	This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	150	-	-	-		
	SCK0_0 (SCL0_0)	Multi-function serial interface ch 0 clock I/O pin This pin operates as SCK0 when it	155	125	101	E13		
	SCK0_1 (SCL0_1)	s used in a CSIO (operation mode 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4)	149	-	-	-		
	SIN1_0	Multi-function serial interface ch 1	7	7	7	D1		
	SIN1_1	input pin	80	65	55	L6		
	SOT1_0 (SDA1_0)	Multi-function serial interface ch 1 output pin	8	8	8	D3		
Multi- Function Serial 1	SOT1_1 (SDA1_1)	This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I2C (operation mode 4).	81	66	56	J6		
	SCK1_0 (SCL1_0)	Multi-function serial interface ch 1 clock I/O pin	9	9	9	D4		
	SCK1_1 (SCL1_1)	This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	70	55	47	L5		
	SIN2_0	Multi-function serial interface ch 2	130	106	86	H9		
	SIN2_1	input pin	45	35	30	J2		
	SOT2_0 (SDA2_0)	Multi-function serial interface ch 2 output pin	131	107	87	H12		
Multi- Function Serial 2	SOT2_1 (SDA2_1)	This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	46	36	31	K1		
	SCK2_0 (SCL2_0)	Multi-function serial interface ch 2 clock I/O pin	132	108	88	H14		
	SCK2_1 (SCL2_1)	This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	47	37	32	K2		



		Pin Name Function		Pin N	umber	
Module	Pin Name		LQQ 216	LQP 176	LQS 144	LBE 192
	SIN3_0	Multi-function serial interface ch 3	25	20	17	G2
	SIN3_1	input pin	56	46	38	N2
	SOT3_0 (SDA3_0)	Multi-function serial interface ch 3 output pin	24	19	16	F6
Multi- Function Serial 3	SOT3_1 (SDA3_1)	This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	57	47	39	N3
	SCK3_0 (SCL3_0)	Multi-function serial interface ch 3 clock I/O pin	23	18	15	F5
	SCK3_1 (SCL3_1)	This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	58	48	40	М3
	SIN4_0	Multi-function serial interface ch 4	212	172	140	В3
	SIN4_1	input pin	193	161	131	D7
	SOT4_0 (SDA4_0)	Multi-function serial interface ch 4 output pin	211	171	139	C4
Multi-	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	192	160	130	A6
Function Serial	SCK4_0 (SCL4_0)	Multi-function serial interface ch 4 clock I/O pin	210	170	138	B4
4	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	198	166	136	D6
	CTS4_0	Multi-function serial interface ch 4	208	168	-	B5
-	CTS4_1	CTS input pin	197	165	135	C6
	RTS4_0	Multi-function serial interface ch 4	209	169	137	C5
	RTS4_1	RTS output pin	194	162	132	E7



				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	SIN5_0	Multi-function serial interface ch 5	147	121	97	F13
	SIN5_1	input pin	170	140	-	D11
	SOT5_0 (SDA5_0)	Multi-function serial interface ch 5 output pin	146	120	96	F12
Multi-	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	171	141	-	B10
Function Serial	SCK5_0 (SCL5_0)	Multi-function serial interface ch 5 clock I/O pin	145	119	95	F11
5	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	172	142	-	C10
	CTS5_0	Multi-function serial interface ch 5	144	118	94	F10
	CTS5_1	CTS input pin	173	143	-	D10
	RTS5_0	Multi-function serial interface ch 5	143	117	93	G9
	RTS5_1	RTS output pin	174	144	-	В9
	SIN6_0	Multi-function serial interface ch 6	96	79	63	L10
	SIN6_1	input pin	117	97	81	K14
	SOT6_0 (SDA6_0)	Multi-function serial interface ch 6 output pin	97	80	64	K10
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	118	98	82	K11
Multi-	SCK6_0 (SCL6_0)	Multi-function serial interface ch 6 clock I/O pin	98	81	65	M10
Function Serial 6	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).	126	102	-	J10
	SCS60_0	Multi-function serial interface ch 6	99	82	66	N11
	SCS60_1	chip select 0 input/output pin	127	103	-	J9
	SCS61_0	Multi-function serial interface ch 6	100	83	67	M11
	SCS61_1	chip select1 input/output pin	128	104	-	H10
	SCS62_0	Multi-function serial interface ch 6	79	64	-	K6
	SCS62_1	chip select2 input/output pin	129	105	-	J14
	SCS63_0	Multi-function serial interface ch 6	78	63	-	K5
	SCS63_1	chip select3 input/output pin	119			-



			Pin Number			
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	SIN7_0	Multi-function serial interface ch 7	14	13	10	E5
	SIN7_1	input pin	103	-	-	-
	SOT7_0 (SDA7_0)	Multi-function serial interface ch 7 output pin	15	14	11	F1
	SOT7_1 (SDA7_1)	This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	102	-	-	-
Multi-	SCK7_0 (SCL7 0)	Multi-function serial interface ch 7 clock I/O pin	16	15	12	F2
Function Serial 7	SCK7_1 (SCL7_1)	This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).	101	-	-	-
	SCS70_0	Multi-function serial interface ch 7	17	16	13	F3
	SCS70_1	chip select 0 input/output pin	94	-	-	-
	SCS71_0	Multi-function serial interface ch 7	18	17	14	F4
	SCS71_1	chip select 1 input/output pin	95	-	-	-
	SCS72_0	Multi-function serial interface ch 7	10	10	-	E2
	SCS72_1	chip select 2 input/output pin	68	-	-	-
	SCS73_0	Multi-function serial interface ch 7	11	11	-	E3
	SCS73_1	chip select 3 input/output pin	69	-	-	-
	SIN8_0	Multi-function serial interface ch 8	91	76	60	K9
	SIN8_1	input pin	138	112	-	G13
	SOT8_0 (SDA8_0)	Multi-function serial interface ch 8 output pin	92	77	61	P10
Multi- Function Serial 8	SOT8_1 (SDA8_1)	This pin operates as SOT8 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA8 when it is used in an I <sup>2</sup> C (operation mode 4).	139	113	-	F14
	SCK8_0 (SCL8_0)	Multi-function serial interface ch 8 clock I/O pin	93	78	62	N10
	SCK8_1 (SCL8_1)	This pin operates as SCK8 when it is used in a CSIO (operation mode 2) and as SCL8 when it is used in an I <sup>2</sup> C (operation mode 4).	140	114	-	G12
	SIN9_0	Multi-function serial interface ch 9	82	67	57	L8
	SIN9_1	input pin	120	-	-	-
	SOT9_0 (SDA9_0)	Multi-function serial interface ch 9 output pin	83	68	58	K8
Multi- Function Serial 9	SOT9_1 (SDA9_1)	This pin operates as SOT9 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA9 when it is used in an I <sup>2</sup> C (operation mode 4).	121	-	-	-
	SCK9_0 (SCL9_0)	Multi-function serial interface ch 9 clock I/O pin	84	69	59	J8
	SCK9_1 (SCL9_1)	This pin operates as SCK9 when it is used in a CSIO (operation mode 2) and as SCL9 when it is used in an I <sup>2</sup> C (operation mode 4).	122	-	-	-



		Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	SIN10_0	Multi-function serial interface ch 10	114	94	78	L11
	SIN10_1	input pin	51	41	-	L2
	SOT10_0 (SDA10_0)	Multi-function serial interface ch 10 output pin	115	95	79	K13
Multi- Function Serial 10	SOT10_1 (SDA10_1)	This pin operates as SOT10 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA10 when it is used in an I <sup>2</sup> C (operation mode 4).	52	42	-	L3
	SCK10_0 (SCL10_0)	Multi-function serial interface ch 10 clock I/O pin	116	96	80	K12
	SCK10_1 (SCL10_1)	This pin operates as SCK10 when it is used in a CSIO (operation mode 2) and as SCL10 when it is used in an I <sup>2</sup> C (operation mode 4).	53	43	-	M2
	SIN11_0	Multi-function serial interface ch 11	123	99	83	J13
	SIN11_1	input pin	26	-	-	-
	SOT11_0 (SDA11_0)	Multi-function serial interface ch 11 output pin	124	100	84	J12
Multi- Function Serial 11	SOT11_1 (SDA11_1)	This pin operates as SOT11 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA11 when it is used in an I <sup>2</sup> C (operation mode 4).	27	-	-	-
11	SCK11_0 (SCL11_0)	Multi-function serial interface ch 11 clock I/O pin	125	101	85	J11
	SCK11_1 (SCL11_1)	This pin operates as SCK11 when it is used in a CSIO (operation mode 2) and as SCL11 when it is used in an I <sup>2</sup> C (operation mode 4).	28	-	-	-
	SIN12_0	Multi-function serial interface ch 12	133	109	89	G14
	SIN12_1	input pin	65	-	-	-
	SOT12_0 (SDA12_0)	Multi-function serial interface ch 12 output pin	134	110	90	H13
Multi- Function Serial 12	SOT12_1 (SDA12_1)	This pin operates as SOT12 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA12 when it is used in an I <sup>2</sup> C (operation mode 4).	66	-	-	-
	SCK12_0 (SCL12_0)	Multi-function serial interface ch 12 clock I/O pin	135	111	91	H11
	SCK12_1 (SCL12_1)	This pin operates as SCK12 when it is used in a CSIO (operation mode 2) and as SCL12 when it is used in an I <sup>2</sup> C (operation mode 4).	67	-	-	-



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	SIN13_0	Multi-function serial interface ch 13	48	38	33	K3		
	SIN13_1	input pin	206	-	-	-		
Multi- Function Serial 13	SOT13_0 (SDA13_0)	Multi-function serial interface ch 13 output pin	49	39	34	K4		
	SOT13_1 (SDA13_1)	This pin operates as SOT13 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA13 when it is used in an I <sup>2</sup> C (operation mode 4).	205	ı	-	-		
	SCK13_0 (SCL13_0)	Multi-function serial interface ch 13 clock I/O pin	50	40	35	L1		
	SCK13_1 (SCL13_1)	This pin operates as SCK13 when it is used in a CSIO (operation mode 2) and as SCL13 when it is used in an I <sup>2</sup> C (operation mode 4).	204	-	-	-		
	SIN14_0	Multi-function serial interface ch 14	30	21	18	G3		
	SIN14_1	input pin	201	-	-	-		
	SOT14_0 (SDA14_0)	Multi-function serial interface ch 14 output pin	31	22	19	G4		
Multi- Function Serial 14	SOT14_1 (SDA14_1)	This pin operates as SOT14 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA14 when it is used in an I <sup>2</sup> C (operation mode 4).	200	-	-	-		
14	SCK14_0 (SCL14_0)	Multi-function serial interface ch 14 clock I/O pin	32	23	20	G5		
	SCK14_1 (SCL14_1)	This pin operates as SCK14 when it is used in a CSIO (operation mode 2) and as SCL14 when it is used in an I <sup>2</sup> C (operation mode 4).	199	-	-	-		
	SIN15_0	Multi-function serial interface ch 15	59	49	41	L4		
	SIN15_1	input pin	19	-	-	-		
	SOT15_0 (SDA15_0)	Multi-function serial interface ch 15 output pin	60	50	42	M4		
Multi- Function Serial 15	SOT15_1 (SDA15_1)	This pin operates as SOT15 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA15 when it is used in an I <sup>2</sup> C (operation mode 4).	20	-	-	-		
	SCK15_0 (SCL15_0)	Multi-function serial interface ch 15 clock I/O pin	61	51	43	N4		
	SCK15_1 (SCL15_1)	This pin operates as SCK15 when it is used in a CSIO (operation mode 2) and as SCL15 when it is used in an I <sup>2</sup> C (operation mode 4).	21	-	-	-		



				Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	DTTI0X_0	Input signal controlling waveform generator outputs RTO00 to RTO05	44	34	29	J3		
	DTTI0X_1	of Multi-Function Timer 0.	21	-	-	-		
	FRCK0_0	16-bit free-run timer ch 0 external	37	27	22	J1		
	FRCK0_1	clock input pin	29	-	-	-		
	IC00_0		43	33	28	J4		
	IC00_1		22	-	-	-		
	IC01_0		42	32	27	J5		
	IC01_1	16-bit input capture input pin of Multi-Function Timer 0.	26	-	-	-		
	IC02_0	ICxx describes channel number.	41	31	26	H6		
	IC02_1	_0	27	-	-	-		
	IC03_0		38	28	23	H3		
	IC03_1		28	-	-	-		
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-Function Timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	45	35	30	J2		
<b>NA</b> 102	RTO00_1 (PPG00_1)		10	10	-	E2		
Multi- Function Timer 0	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-Function Timer 0.	46	36	31	K1		
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	11	11	-	E3		
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-Function Timer 0.	47	37	32	K2		
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	12	12	-	E4		
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-Function Timer 0.	48	38	33	K3		
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	13	-	-	-		
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-Function Timer 0.	49	39	34	K4		
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	19	-	-	-		
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-Function Timer 0.	50	40	35	L1		
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	20	-	-	-		



			Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
	DTTI1X_0	Input signal controlling waveform generator outputs RTO10 to RTO15	70	55	47	L5	
	DTTI1X_1	of Multi-Function Timer 1.	94	-	-	-	
	FRCK1_0	16-bit free-run timer ch 1 external	71	56	48	M5	
	FRCK1_1	clock input pin	78	63	-	K5	
	IC10_0		96	79	63	L10	
	IC10_1		95	-	-	-	
	IC11_0		97	80	64	K10	
	IC11_1	16-bit input capture input pin of Multi-Function Timer 1.	101	-	-	-	
	IC12_0	ICxx describes channel number.	98	81	65	M10	
	IC12_1		102	-	-	-	
	IC13_0		99	82	66	N11	
	IC13_1		103	-	-	-	
	RTO10_0 (PPG10_0)	Waveform generator output pin of Multi-Function Timer 1.	56	46	38	N2	
	RTO10_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	85	70	-	N8	
Multi- Function Timer 1	RTO11_0 (PPG10_0)	Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	57	47	39	N3	
	RTO11_1 (PPG10_1)		86	71	-	M8	
	RTO12_0 (PPG12_0)	Waveform generator output pin of Multi-Function Timer 1.	58	48	40	М3	
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	87	72	-	N9	
	RTO13_0 (PPG12_0)	Waveform generator output pin of Multi-Function Timer 1.	59	49	41	L4	
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	88	73	-	P9	
	RTO14_0 (PPG14_0)	Waveform generator output pin of Multi-Function Timer 1.	60	50	42	M4	
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	89	74	-	M9	
	RTO15_0 (PPG14_0)	Waveform generator output pin of Multi-Function Timer 1.	61	51	43	N4	
	RTO15_1 (PPG14_1)	Multi-Function Timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	90	75	-	L9	



			Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
	DTTI2X_0	Input signal controlling waveform generator outputs RTO20 to RTO25	8	8	8	D3	
	DTTI2X_1	of Multi-Function Timer 1.	202	-	-	-	
	FRCK2_0	16-bit free-run timer ch 2 external	17	16	13	F3	
	FRCK2_1	clock input pin	197	165	135	C6	
	IC20_0		9	9	9	D4	
	IC20_1		201	-	-	-	
	IC21_0		14	13	10	E5	
	IC21_1	16-bit input capture input pin of Multi-Function Timer 2.	200	-	-	-	
	IC22_0	ICxx describes channel number.	15	14	11	F1	
	IC22_1		199	-	-	-	
	IC23_0		16	15	12	F2	
	IC23_1		198	166	136	D6	
	RTO20_0 (PPG20_0)	Waveform generator output pin of Multi-Function Timer 2.	2	2	2	B2	
	RTO20_1 (PPG20_1)	This pin operates as PPG20 when it is used in PPG2 output modes.	203	-	-	-	
Multi- Function Timer 2	RTO21_0 (PPG20_0)	Waveform generator output pin of Multi-Function Timer 2.	3	3	3	C2	
	RTO21_1 (PPG20_1)	This pin operates as PPG20 when it is used in PPG2 output modes.	204	-	-	-	
	RTO22_0 (PPG22_0)	Waveform generator output pin of Multi-Function Timer 2.	4	4	4	C3	
	RTO22_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	205	-	-	-	
	RTO23_0 (PPG22_0)	Waveform generator output pin of Multi-Function Timer 2.	5	5	5	D5	
	RTO23_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	206	-	-	-	
	RTO24_0 (PPG24_0)	Waveform generator output pin of Multi-Function Timer 2.	6	6	6	D2	
	RTO24_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	207	167	-	E6	
	RTO25_0 (PPG24_0)	Waveform generator output pin of Multi-Function Timer 2.	7	7	7	D1	
	RTO25_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	208	168	-	B5	



			Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
	AIN0_0		56	46	38	N2	
	AIN0_1	QPRC ch 0 AIN input pin	65	-	-	-	
	AIN0_2		114	94	78	L11	
Quadrature Position/	BIN0_0		57	47	39	N3	
Revolution	BIN0_1	QPRC ch 0 BIN input pin	66	-	-	-	
Counter 0	BIN0_2		115	95	79	K13	
	ZIN0_0		58	48	40	М3	
	ZIN0_1	QPRC ch 0 ZIN input pin	67	-	-	-	
	ZIN0_2		116	96	80	K12	
	AIN1_0		91	76	60	K9	
	AIN1_1	QPRC ch 1 AIN input pin	94	-	-	-	
	AIN1_2		123	99	83	J13	
Quadrature Position/	BIN1_0		92	77	61	P10	
Revolution	BIN1_1	QPRC ch 1 BIN input pin	45	-	-	-	
Counter 1	BIN1_2		124	100	84	J12	
	ZIN1_0		93	78	62	N10	
	ZIN1_1	QPRC ch 1 ZIN input pin	101	-	-	-	
	ZIN1_2		125	101	85	J11	
	AIN2_0		2	2	2	B2	
	AIN2_1	QPRC ch 2 AIN input pin	32	23	20	G5	
	AIN2_2		120	-	-	-	
Quadrature Position/	BIN2_0		3	3	3	C2	
Revolution	BIN2_1	QPRC ch 2 BIN input pin	36	26	21	H2	
Counter 2	BIN2_2		121	-	-	-	
	ZIN2_0		4	4	4	C3	
	ZIN2_1	QPRC ch 2 ZIN input pin	37	27	22	J1	
	ZIN2_2		122	-	-	-	
	AIN3_0		18	17	14	F4	
	AIN3_1	QPRC ch 3 AIN input pin	45	35	30	J2	
	AIN3_2		149	-	-	-	
Quadrature Position/	BIN3_0		23	18	15	F5	
Revolution	BIN3_1	QPRC ch 3 BIN input pin	46	36	31	K1	
Counter 3	BIN3_2		150	-	-	_	
	ZIN3_0		24	19	16	F6	
	ZIN3_1	QPRC ch 3 ZIN input pin	47	37	32	K2	
	ZIN3_2		151	-	-	-	



			Pin Number					
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	RTCCO_0	0.5 seconds pulse output pin of	211	171	139	C4		
Real-time	RTCCO_1	real-time clock	33	-	-	-		
clock	SUBOUT_0	Out also de sutrant sis	211	171	139	C4		
	SUBOUT_1	- Sub-clock output pin	33	-	-	-		
	UDM0	USB ch 0 device/host D – pin	214	174	142	A3		
USB0	UDP0	USB ch 0 device/host D + pin	215	175	143	A2		
	UHCONX0	USB ch 0 external pull-up control pin	211	171	139	C4		
	UDM1	USB ch 1 device/host D – pin	160	130	106	D14		
USB1	UDP1	USB ch 1 device/host D + pin	161	131	107	C14		
	UHCONX1	USB ch 1 external pull-up control pin	155	125	101	E13		
	WKUP0	Deep Standby mode return signal input pin 0	158	128	104	C13		
Low power	WKUP1	Deep Standby mode return signal input pin 1	14	13	10	E5		
Consumption mode	WKUP2	Deep Standby mode return signal input pin 2	70	55	47	L5		
	WKUP3	Deep Standby mode return signal input pin 3	212	172	140	В3		
D/A	DA0	D/A converter ch 0 analog output pin	100	83	67	M11		
converter	DA1	D/A converter ch 1 analog output pin	99	82	66	N11		
	VREGCTL	On-board regulator control pin	76	61	53	N6		
VBAT	VWAKEUP	The return signal input pin from a hibernation state	77	62	54	M6		
	S_CLK_0	SD memory card interface SD memory card clock output pin	38	28	23	Н3		
	S_CMD_0	SD memory card interface SD memory card command output	41	31	26	H6		
	S_DATA1_0		36	26	21	H2		
OD 1/5	S_DATA0_0	SD memory card interface	37	27	22	J1		
SD I/F	S_DATA3_0	SD memory card data bus	42	32	27	J5		
	S_DATA2_0	]	43	33	28	J4		
	S_CD_0	SD memory card interface SD memory card detection pin	45	35	30	J2		
	S_WP_0	SD memory card interface SD memory card write protection	44	34	29	J3		



			Pin Number					
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192		
	E_COL	Collision detection	186	154	124	F8		
	E_COUT	Clock output for Ethernet PHY	190	158	128	A7		
	E_CRS	Carrier detection	187	155	125	B7		
	E_MDC	Management clock	184	152	122	E8		
	E_MDIO	Management data I/O	183	151	121	D8		
	E_PPS	PTP counter monitor	198	166	136	D6		
	E_RX00	Received data0	181	149	119	F9		
	E_RX01	Received data1	180	148	118	E9		
	E_RX02	Received data2	179	147	117	D9		
	E_RX03	Received data3	178	146	116	B8		
Ethernet	E_RXCK_REF CK	Received clock input/ Reference clock	185	153	123	A10		
	E_RXDV	Received data enable	182	150	120	C8		
	E_RXER	Received data error detection	177	145	115	C9		
	E_TCK	Transition clock input	191	159	129	C7		
	E_TX00	Transition data0	196	164	134	B6		
	E_TX01	Transition data1	195	163	133	F7		
	E_TX02	Transition data2	194	162	132	E7		
	E_TX03	Transition data3	193	161	131	D7		
	E_TXEN	Transition data enable	197	165	135	C6		
	E_TXER	Transition data error detection	192	160	130	A6		
	I2SMCLK0_0	I <sup>2</sup> S external clock pin	51	41	-	L2		
	I2SDO0_0	I <sup>2</sup> S serial transition data output pin	52	42	-	L3		
l <sup>2</sup> S	I2SWS0_0	I <sup>2</sup> S frame synchronization signal pin	53	43	-	M2		
	12SD10_0	I <sup>2</sup> S serial received data input pin	34	24	-	G6		
	I2SCK0_0	I <sup>2</sup> S bit clock pin	35	25	-	H4		
	Q_SCK_0	SPI clock output pin	173	143	-	D10		
	Q_IO0_0		172	142	-	C10		
	Q_IO1_0	SPI data input/output pin	171	141	-	B10		
High-speed	Q_IO2_0	Or r data input/output pin	170	140	-	D11		
quad SPI	Q_IO3_0		169	139	-	C11		
	Q_CS0_0		174	144	-	B9		
	Q_CS1_0	SPI chip select output pin	175	-	-	-		
	Q_CS2_0		176	-	-	- 7		



			Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
Reset	INITX	External reset Input pin A reset is valid when INITX = L.	72	57	49	N5	
	MD1	Mode 1 pin During serial programming to flash memory, MD1 = L must be input.	104	84	68	N13	
Mode	MD0	Mode 0 pin During normal operation, MD0 = L must be input. During serial programming to flash memory, MD0 = H must be input.	105	85	69	N12	
			1	1	1	C1	
			39	29	24	H1	
			55	45	37	N1	
	VCC	Power supply pin	64	54	46	P4	
D			109	89	73	M14	
Power			137	-	-	-	
			163	133	109	A13	
	USBVCC0	2.27/	213	173	141	A4	
	USBVCC1	- 3.3V power supply port for USB I/O	159	129	105	E14	
	ETHVCC	Power supply pin for Ethernet I/O	188	156	126	A9	
			40	30	25	H5	
			54	44	36	M1	
			63	53	45	P3	
			108	88	72	N14	
			136	-	-	-	
			162	132	108	B14	
			189	157	127	A8	
			216	176	144	B1	
			-	-	-	E1	
			-	-	-	G1	
			-	-	-	P7	
GND	VSS	GND pin	-	-	-	P11	
			-	-	-	L14	
			-	-	-	A11	
			-	-	-	A5	
			-	-	-	N7	
			-	-	-	M7	
			-	-	-	K7	
			-	-	-	J7	
			-	-	-	G7	
			-	-	-	H7	
			-	-	-	Н8	
			-	-	-	G8	




			Pin Number				
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192	
	X0	Main clock (oscillation) input pin	106	86	70	P12	
	X1	Main clock (oscillation) I/O pin	107	87	71	P13	
Clock	X0A	Sub clock (oscillation) input pin	73	58	50	P5	
Olook	X1A	Sub clock (oscillation) I/O pin	74	59	51	P6	
	CROUT_0	Built-in High-speed CR-oscillation	157	127	103	D13	
	CROUT_1	clock output port	184	152	122	E8	
	AVCC	A/D converter and D/A converter analog power-supply pin	110	90	74	M13	
Analog power	AVRL	A/D converter analog reference voltage input pin	112	92	76	L13	
	AVRH	A/D converter analog reference voltage input pin	113	93	77	L12	
VBAT power	VBAT	VBAT power supply pin Backup power supply (battery etc.) and system power supply	75	60	52	P8	
Analog GND	AVSS	A/D converter and D/A converter GND pin	111	91	75	M12	
C pin	С	Power supply stabilization capacity pin	62	52	44	P2	

## Note:


 While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




# 6. I/O Circuit Type






































## 7. Handling Precautions

Every semiconductor device has a characteristic, inherent rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

## 7.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## **Absolute Maximum Ratings**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## **Processing and Protection of Pins**

These precautions must be followed when handling the pins that connect semiconductor devices to power supply and I/O functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
  - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
  - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions, if present for extended periods of time, can damage the device; therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
  - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power-supply pin or ground pin.



## Latch-Up

Semiconductor devices are constructed by the formation of p-type and n-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic pnpn junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred milliamps to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

#### **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

As previously mentioned, all semiconductor devices have inherent rates of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## **Precautions Related to Usage of Devices**

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 7.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason, it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Page 64 of 200



#### **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent this, do the following:

- 1. Avoid exposure to rapid temperature changes, which can cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
- 3. When Dry Packages are opened, it is recommended to have humidity between 40% and 70%.
- 4. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in these aluminum laminate bags for storage.
- 5. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons, and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, and the use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.



#### 7.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of static electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive gases, dust, or oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, including cosmic radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, flame

CAUTION: Plastic molded devices are flammable and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



## 8. Handling Devices

## **Power-Supply Pins**

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. All of these pins should be connected externally to the power supply or ground lines, however, in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Be sure to connect the current-supply source with the power pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between VCC and VSS near this device.

A malfunction may occur when the power-supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the VCC power supply voltage. As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard VCC value, and the transient fluctuation rate does not exceed 0.1V/µs at a momentary fluctuation such as switching the power supply.

## **Crystal Oscillator Circuit**

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane, as this is expected to produce stable operation.

Evaluate the oscillation introduced by the use of the crystal oscillator by your mount board.

## **Sub Crystal Oscillator**

The sub-oscillator circuit for devices in this family is low gain to keep current consumption low. To stabilize the oscillation, Cypress recommends a crystal oscillator that meets the following conditions:

Surface mount type

Size: More than 3.2 mm x 1.5 mm

Load capacitance: approximately 6 pF to 7 pF


■ Lead type

Load capacitance: approximately 6 pF to 7 pF



## **Using an External Clock**

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




## Handling When Using Multi-Function Serial Pin As I<sup>2</sup>C Pin

If the application uses the multi-function serial pin as an I<sup>2</sup>C pin, the P-channel transistor of the digital output must be disabled. I<sup>2</sup>C pins need to conform to electrical limitations like other pins, however, and avoid connecting to live external systems with the MCU power off.

## C Pin

Devices in this series contain a regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. Some laminated ceramic capacitors have a large capacitance variation due to thermal fluctuation. Please select a capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of the device. A smoothing capacitor of about 4.7 µF would be recommended for this series.



## Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, the distance between the mode pins and VCC pins or VSS pins is as short as possible, and the connection impedance is low when the pins are pulled up/down such as for switching the pin level and rewriting the flash memory data. This is important to prevent the device from erroneously switching to test mode as a result of noise.



#### **Notes on Power-On**

Turn power on/off in the following order or at the same time. The device operates normally after all power on.

VBAT only Power-on is possible when VBAT and VCC turn Power-on and Hibernation control is setting and then VCC turns Power-off. About Hibernation control, see Chapter 7-2: VBAT Domain(B) in FM4 Family Peripheral Manual Main Part (002-04856).

Turning on:  $VBAT \rightarrow VCC \rightarrow USBVCC0$ 

 $\begin{array}{c} \mathsf{VBAT} \, \to \, \mathsf{VCC} \, \to \, \mathsf{USBVCC1} \\ \mathsf{VBAT} \, \to \! \mathsf{VCC} \, \to \! \mathsf{ETHVCC} \end{array}$ 

VCC → AVCC → AVRH

Turning off:  $AVRH \rightarrow AVCC \rightarrow VCC$ 

 $\begin{array}{l} \mathsf{ETHVCC} \to \mathsf{VCC} \to \mathsf{VBAT} \\ \mathsf{USBVCC1} \to \mathsf{VCC} \to \mathsf{VBAT} \\ \mathsf{USBVCC0} \to \mathsf{VCC} \to \mathsf{VBAT} \\ \end{array}$ 

#### **Serial Communication**

There is a possibility of receiving incorrect data as a result of noise or other issues introduced by the serial communication. Take care to design the printed circuit board to minimize noise.

Consider the case of introducing error as a result of noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

## Differences in Characteristics within the Product Line

The electric characteristics including power consumption, ESD, latch-up, noise, and oscillation differ among members of the product line because chip layout and memory structures are not the same; for example, different sizes, flash versus ROM, etc. If you are switching to a different product of the same series, please make sure to evaluate the electric characteristics.

#### Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

## Pin Doubled as Debug Function

The pin doubled as TDO/TMS/TDI/TCK/TRSTX, SWO/SWDIO/SWCLK should be used as output only. Do not use as input.



# 9. Memory Size

See Memory size in 2. Product Lineup to confirm the memory size.

# 10. Memory Map

Memory Map (1)

Peripherals Area					
Reserved   Dx4008_1000   Programmable-CRC   Dx4007_0000   CAN \cdot \c					Peripherals Area
0x4008_1000				0x41FF_FFFF	
0x4000_0000				!	Reserved
Description					
0.4607_0.000					Brogrammable CBC
0xFFF_FFFF			į		
0xFFF_FFFF         Reserved         0x4006_0000         SD_card UF           0xE010_0000         Cortex-M4 Private Periphenals         0x4006_0000         Reserved           0xD000_0000         Reg. Area         0x4006_0000         Ether-Control-Reg.           0x4006_0000         Ether-MAC ch 0.0x4006_000         0x4006_000         CAN ch 1.0x4006_000           0x4000_0000         Area         0x4006_0000         CAN ch 0.0x4006_000         Ox4006_0000           0x4000_0000         Reserved         0x4006_0000         CAN ch 0.0x4006_000         CAN ch 0.0x4006_000           0x4000_0000         Reserved         0x4000_0000         USB ch 1.0x4006_000         USB ch 1.0x4006_000           0x4000_0000         32 Mbytes         0x4003_F000         EXT-bus UF         0x4003_F000         Reserved           0x4000_0000         Reserved         0x4003_F000         Reserved         0x4003_F000         Reserved           0x4000_0000         Reserved         0x4003_F000         Reserved         0x4003_F000         Reserved           0x2200_0000         Reserved         0x4003_F000         RESERVED         0x4003_F000         RESERVED           0x2200_0000         Reserved         0x4003_F000         RESERVED         0x4003_F000         CAR prescaler			- 1		
OsFFFF_FFFF         Reserved         0x4006_0000         Reserved           0xE010_0000         Cortex-M4 Private Peripherals         0x4006_0000         Ether-Control-Reg.           0xD000_0000         Reg. Area         0x4006_0000         Ether-MAC ch.0.           0x6000_0000         CAN ch.1.         0x4006_2000         CAN ch.1.           0x6000_0000         DMAC         0x4006_0000         DMAC           0x4000_0000         Reserved         0x4006_0000         USB ch.1.           0x4000_0000         Bit band alias         0x4000_0000         EXT-bus I/F           0x4000_0000         Peripherals         0x4000_0000         Low Speed CR Presculer           0x4000_0000         Reserved         0x4000_0000         Low Speed CR Presculer           0x4000_0000         Reserved         0x4000_0000         Low Speed CR Presculer           0x2400_0000         Reserved         0x4000_0000         Low Speed CR Presculer           0x2200_0000         Bit band alias         0x4000_0000         MFCP COT CH           0x2200_0000         Bit band alias         0x4000_0000         MFCR           0x2200_0000         Bit band alias         0x4000_000         MFC           0x2200_0000         CRC         0x4000_000         MFC <tr< td=""><td></td><td></td><td>- 1</td><td>,</td><td></td></tr<>			- 1	,	
0xE010_0000         Cortex-M4 Private Peripherals         0x4006_0000         I2S           0xE000_0000         Reg. Area         0x4006_7000         0x4006_6000         Ether-Control-Reg. 0x4006_4000           0x6000_0000         External Device         0x4006_3000         CAN ch.1         0x4006_3000         CAN ch.1           0x6000_0000         Area         0x4006_1000         DMAC         0x4006_1000         DMAC           0x4000_0000         Reserved         0x4000_0000         USB ch.1         0x4000_0000         USB ch.1           0x4000_0000         32 Mbytes         0x4000_0000         0x4000_0000         USB ch.0         0x4000_0000         Reserved         0x4000_0000         Reserved         0x4000_0000         Reserved         0x4000_0000         Reserved         0x4000_0000         Reserved         0x4000_0000         Watch Counter         0x4000_0000         Reserved         0x4000_0000         MTCPport Crt         Reserved         0x4000_0000         MTS         0x4000_0000         AWATCH Counter         0x4000_0000         MTS         0x4000_0000         MTS         0x4000_0000         MTS         0x4000_0000         MTS         0x4000_0000         MTS         0x4000_0000         0x4000_0000         0x4000_0000         0x4000_0000         0x4000_0000         0x4000_0000	0xFFFF FFFF		1 /		
0xE010_0000         Cortex-M4 Private Peripherals         0x4006_7000         Reserved           0xD000_0000         Reg. Area         0x4006_6000         Ether-MAC ch.0           0x0000_0000         External Device Area         0x4006_0000         CAN ch.0           0x6000_0000         DSTC 0x4006_0000         DMAC 0x4000_0000         USB ch.1           0x4000_0000         Reserved         0x4000_0000         USB ch.1           0x4000_0000         32 Mbytes Bit band alias         0x4000_0000         ExT-bus VF 0x4000_0000           0x4000_0000         Peripherals         0x4000_0000         USB ch.1           0x4000_0000         Reserved         0x4000_0000         USB ch.0           0x4000_0000         Peripherals         0x4000_0000         Usb prescaler 0x4000_0000           0x2400_0000         32 Mbytes 0x2200_0000         0x4000_0000         WERCH Prescaler 0x4000_0000           0x2200_0000         Bit band alias         0x4000_0000         MFS 0x4000_0000         WERCH Ch.0           0x200F_0000         Push prescaler 0x4000_0000         0x4000_0000         WERCH Ch.0         0x4000_0000         Reserved 0x4000_0000         0x4000_0000         Peripheral Clox date; 0x4000_0000         0x4000_0000         REServed 0x4000_0000         0x4000_0000         REServed 0x4000_0000         0x4000_0000 <td>_</td> <td>Reserved</td> <td>l l</td> <td></td> <td></td>	_	Reserved	l l		
Cotex.MA Private   Peripherate   Reserved	0xE010_0000		l :	0X1000_0000	
0xE000_0000         Peripherals         0x4006_7000         Ether-Cartrol-Reg.           0xD000_0000         Reg. Area         0x4006_6000         Ether-MAC ch.0           0x4006_0000         CAN ch.1         0x4006_0000         CAN ch.1           0x6000_0000         DSTC         0x4006_0000         DSTC           0x400_0000         USB ch.1         0x4006_0000         USB ch.1           0x400_0000         32 Mbytes         0x4003_5000         EXF-bus VF           0x400_0000         Bit band alias         0x4003_0000         Exserved           0x4000_0000         Peripherals         0x4003_0000         Low Speed CR Prescaler           0x4000_0000         Reserved         0x4003_0000         Low Speed CR Prescaler           0x4000_0000         Reserved         0x4003_0000         Watch Counter           0x4000_0000         32 Mbytes         0x4003_0000         Watch Counter           0x200_0000         32 Mbytes         0x4003_0000         Watch Counter           0x200_0000         32 Mbytes         0x4003_0000         Watch Counter           0x200_0000         32 Mbytes         0x4003_000         UVD Charter           0x200_0000         0x200_0000         0x4003_000         UVD Charter           0x200_0000 <td>******</td> <td>Cortex-M4 Private</td> <td>l /</td> <td></td> <td></td>	******	Cortex-M4 Private	l /		
Description	0xE000 0000				Reserved
Display			1 i	0x4006 7000	
External Device Area    Motion   Canaria	0xD000 0000	Reg. Area	l l		Ether-Control-Reg.
External Device Area				_	
External Device   Area				,	
Area		External Device			
0x6000_0000         DMAC           0x4000_0000         USB ch.1           0x4000_0000         USB ch.1           0x4000_0000         USB ch.0           0x4000_0000         EXT-bus VF           0x4000_0000         Bit band alias           0x4000_0000         Peripherals           0x4000_0000         Reserved           0x4000_0000         Reserved           0x2400_0000         Watch Counter           0x2400_0000         32 Mbytes           0x2200_0000         Bit band alias           0x2200_0000         Bit band alias           0x200F_0000         DualFlash           0x200F_0000         Reserved           0x20D_0000         Reserved           0x20D_0000         Reserved           0		Area			
0x6000_0000   0x8000_0000   USB ch.1					
Reserved	0x6000 0000				
Reserved	/		1	,	
0x400_0000		Reserved			
0x4200_0000   Brand alias	0x4400 0000			_	
Display		32 Mbytes	1 /		
Peripherals	0x4200 0000		1 1	F	
Peripherals	****====		'		
National		Peripherals			Low Speed CR Prescaler
Nx400_0000   Reserved   Nx4003_4000   RC   Nx6003_8000   USB Clock ctrl   Nx4003_5000   UVD/DS mode   Nx4003_3000   Nx4003_3000   UVD/DS mode   Nx4003_3000   Nx6003_4000   Reserved   Nx4003_3000   D/AC   Nx4003_3000   D/AC   Nx4003_3000   D/AC   Nx4003_3000   D/AC   Nx4003_3000   EXTI   Nx6003_8000   SRAM2   Nx4003_8000   SRAM1   Nx6003_8000   SRAM1   Nx6003_8000   SRAM1   Nx6003_8000   SRAM1   Nx6003_8000   SRAM1   Nx6003_8000   SRAM1   Nx6003_8000   SRAM0   Nx6003_8000   SRAM0   Nx6003_8000   SRAM0   Nx6003_8000   SRAM0   Nx6003_8000   Nx6003_8000   SRAM0   Nx6003_8000   N	0x4000 0000	•		,	RTC/Port Ctrl
0x2400_0000  32 Mbytes Bit band alias  0x200_0000  DualFlash  0x200F_0000  Reserved  0x2004_8000  0x2004_8000  0x2004_8000  0x2004_0000  0x2004_0000  0x2004_0000  0x2004_0000  0x2004_0000  0x2004_0000  0x1FFF_0000  0x1FFF_0000					Watch Counter
0x200_0000   Bit band alias   0x4003_7000   CAN prescaler   0x4003_6000   USB Clock ctrl   0x4003_6000   USB Clock ctrl   0x4003_4000   0x4003_4000   Reserved   0x4003_4000   Reserved   0x4003_2000   Reserved   0x4003_2000   Reserved   0x4003_2000   Reserved   0x4003_2000   Reserved   0x4003_2000   EXTI   0x4003_2000   CR Trim   0x4003_20		Reserved	1	0x4003_9000	CRC
0x200_0000   Bit band alias   0x4003_6000   USB Clock ctrl   0x4003_6000   USB Clock ctrl   0x4003_4000   USB Clock ctrl   0x4003_4000   Reserved   0x4003_3000   D/AC   0x4003_2000   Reserved   0x4003_2000   Reserved   0x4003_0000   EXTI   0x4003_0000   EXTI   0x4003_0000   CR Trim   0x4003_0000   CR Trim   0x4003_0000   CR Trim   0x4002_6000   CR Trim   0x4002_	0x2400 0000		l j	,	MFS
0x2200_0000         Bit band alias         0x4003_6000         USB Clock ctrl           0x200F_0000         DualFlash         0x4003_6000         LVD/DS mode           0x200F_0000         Reserved         0x4003_3000         D/AC           0x4003_2000         Reserved         0x4003_2000         Reserved           0x2004_8000         0x2004_8000         D/AC         0x4003_1000         EXTI           0x2004_8000         SRAM2         0x4002_F000         Reserved         0x4002_F000         CR Trim           0x2000_0000         SRAM1         0x4002_8000         0x4002_8000         QPRC         0x4002_8000         QPRC           0x0001_0000         Security/CR Trim         0x4002_6000         QPRC         0x4002_4000         PPG           0x4002_4000         PPG         0x4002_3000         Reserved         0x4002_3000         Reserved           0x4002_2000         MFT Unit2         0x4002_1000         MFT Unit1         0x4001_3000         Reserved           0x4001_3000         0x4001_3000         0x4001_3000         Reserved         0x4001_3000         Reserved		32 Mbytes		,	
DualFlash	0x2200 0000		1		
0x200F_0000  Reserved  Reserved  0x4003_2000  Reserved  0x4003_2000  Reserved  0x4003_0000  EXTI  0x2004_0000  0x2004_0000  SRAM2  0x2000_0000  SRAM1  0x2000_0000  Reserved  0x1FFF_0000  0x0050_0000  Reserved  0x4002_8000  0x4002_7000  A/DC  0x4002_7000  A/DC  0x4002_0000  Reserved  0x4002_6000  0x4002_0000  MainFlash  0x4002_4000  PPG  0x4002_4000  PPG  0x4002_2000  MFT Unit1  0x4002_0000  MFT Unit1  0x4002_0000  MFT Unit1  0x4002_0000  Reserved  0x4001_6000  0x4001_5000  Reserved  0x4001_5000  Reserved  0x4001_5000  Reserved  0x4001_0000  Rese			1	0x4003_5000	LVD/DS mode
Reserved Reserved  0x4003_2000 0x4003_1000 0x4003_0000 EXTI 0x4002_F000 0x4002_F000 0x4002_E000 CR Trim  Reserved 0x4002_E000 0x4002_E000 0x4002_E000 CR Trim  Reserved 0x4002_E000 0x4002		DualFlash	1	0x4003_4000	Reserved
Reserved	0x200F_0000		į	0x4003_3000	D/AC
0x2004_8000			1	0x4003_2000	Reserved
0x2004_8000 0x2004_8000 0x2004_0000 0x2004_0000 0x2003_8000 0x2000_0000 0x2000_0000 0x3005_0000 0x3005_0000 0x3005_0000 0x3004_0000 0x3004		Posonod	1	0x4003_1000	Int-Req.Read
0x2004_0000		Reserved	1	0x4003_0000	EXTI
0x2003_8000	0x2004_8000		}	0x4002_F000	Reserved
0x2000_0000 0x1FFF_0000 SRAM0 0x0050_0000 Reserved 0x4002_7000 0x0040_0000 Security/CR Trim 0x4002_6000 0x4002_4000 PPG 0x4002_4000 PPG 0x4002_2000 MFT Unit1 0x4002_0000 MFT Unit0 0x4002_0000 MFT Unit0 0x4001_6000 0x4001_6000 0x4001_5000 Dual Timer  Reserved 0x4001_3000 Reserved 0x4001_0000 Reserved 0x4001_0000 Reserved 0x4001_0000 Reserved 0x4001_0000 Reserved 0x4001_0000 Reserved 0x4001_0000 Reserved 0x4001_1000 Reserved 0x4001_1000 Reserved 0x4001_0000 Reserved	0x2004_0000			0x4002_E000	CR Trim
0x1FFF_0000	0x2003_8000	SRAM1	1		
0x4002_7000	0x2000_0000	Reserved			Reserved
0x0040_0000   Security/CR Trim   0x4002_6000   QPRC   0x4002_5000   Base Timer   0x4002_4000   PPG   0x4002_3000   Reserved   0x4002_3000   MFT Unit2   0x4002_1000   MFT Unit1   0x4002_0000   MFT Unit1   0x4002_0000   MFT Unit0   0x4001_5000   Dual Timer   0x4001_5000   SW WDT   0x4001_1000   SW WDT   0x4001_1000   Clock/Reset   0x4001_0000   Reserved   0x4000_10000   Reserved   0x4000_10			1		
0x4002_5000 Base Timer 0x4002_4000 PPG 0x4002_2000 MFT Unit2 0x4002_1000 MFT Unit1 0x4002_0000 MFT Unit1 0x4002_0000 MFT Unit0 0x4001_6000 Reserved 0x4001_5000 Dual Timer 0x4001_3000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4001_1000 Reserved					
MainFlash  0x4002_4000  0x4002_3000  Reserved  0x4002_0000  MFT Unit1  0x4002_0000  MFT Unit0  0x4002_0000  MFT Unit0  0x4001_6000  Reserved  0x4001_5000  Dual Timer  0x4001_3000  0x4001_2000  SW WDT  0x4001_1000  HW WDT  0x4001_0000  Clock/Reset  0x4000_1000  Reserved	0x0040_0000	Security/CR Trim	}		
0x4002_3000					
0x0000_0000  0x4002_2000 MFT Unit2 0x4002_1000 MFT Unit1 0x4002_0000 MFT Unit0 0x4001_6000 MFT Unit0  0x4001_6000 Dual Timer  0x4001_3000 Reserved 0x4001_3000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset  0x4000_1000 Reserved		MainFlash	1		
0x4002_1000 MFT Unit1 0x4002_0000 MFT Unit0  Reserved 0x4001_6000 Dual Timer  0x4001_3000 Esserved 0x4001_2000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset  0x4000_1000 Reserved	0.0000.0000		1		
0x4002_0000         MFT Unit0           0x4001_6000         Reserved           0x4001_5000         Dual Timer           0x4001_3000         Reserved           0x4001_2000         SW WDT           0x4001_1000         HW WDT           0x4001_0000         Clock/Reset           0x4000_1000         Reserved	0000_0000		I ,	,	
0x4001_6000 Reserved 0x4001_5000 Dual Timer  0x4001_3000 Reserved 0x4001_3000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4000_1000 Reserved			1		
0x4001_6000 0x4001_5000 Dual Timer  0x4001_3000 Reserved 0x4001_2000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset  0x4000_1000 Reserved			1	0x4002_0000	IVIF I UTIILU
0x4001_5000         Dual Timer           0x4001_3000         Reserved           0x4001_2000         SW WDT           0x4001_1000         HW WDT           0x4001_0000         Clock/Reset           0x4000_1000         Reserved			1	0×4004 0000	Reserved
0x4001_3000 Reserved 0x4001_2000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4000_1000 Reserved			1		Dual Timer
0x4001_3000 0x4001_2000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4000_1000 Reserved			i	0x4001_5000	Duai IIIIEI
0x4001_2000				0-4004 2002	Reserved
0x4001_1000					SW WDT
0x4001_0000         Clock/Reset           0x4000_1000         Reserved					
0x4000_1000 Reserved					
0x4000_1000				UX4UU1_UUU0	
				0×4000 4000	Reserved
i gy4000 0000 MainElach I/E				1	MainFlash I/F
\_0x4000_0000				,_ 0x4000_0000	Mailli Iaoli (1



Memory Map (2)

	S6E2CCAH/J/L			S6E2CC9H/J/L			S6E2CC8H/J/L	
0x2020_0000			0x2020_0000			0x2020_0000		
	Reserved			Reserved			Reserved	
0x2004_8000	25.110		0x2004_8000	20.000		0x2004_8000	22.112	
0x2004_0000	SRAM2 32 Kbytes		0x2004_0000	SRAM2 32 Kbytes		0x2004_0000	SRAM2 32 Kbytes	
	SRAM1			SRAM1			SRAM1	
0x2003_8000	32 Kbytes		0x2003_8000	32 Kbytes		0x2003_8000	32 Kbytes	
	Reserved			Reserved			Reserved	
0x2000_0000			0x2000_0000			0x2000_0000		
	SRAM0 192 Kbytes		0x1FFE_0000	SRAM0 128 Kbytes		0x1FFF_0000	SRAM0 64 Kbytes	
0x1FFD_0000				Reserved			Reserved	
0x0041_0000	Reserved		0x0041_0000	1,000,000		0x0041_0000		
0x0040_8000	SA0-3(#1) (8KBx4)	MainFlash 40 Kbytes	0x0040_8000	SA0-3(#1) (8KBx4)	MainFlash 40 Kbytes	0x0040_8000	SA0-3(#1) (8KBx4)	40 Kbytes
0x0040_6000	SA3(#0) (8KB)	Flas	0x0040_6000	SA3(#0) (8KB)	Flag	0x0040_6000	SA3(#0) (8KB)	byte
0x0040_4000	General purpose	Sh.	0x0040_4000	General purpose	√ % <del>5</del>	0x0040_4000	General purpose	` \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
0x0040_2000	CR trimming		0x0040_2000	CR trimming		0x0040_2000	CR trimming	
0x0040_0000	Security		0x0040_0000	Security		0x0040_0000	Security	
0x0020_0000	Reserved			Reserved				
							Reserved	
	SA9-23(#1) (64KBx15)		0x0018_0000	SA9-15(#1) (64KBx7)				
	SA8(#1) (32KB)	2 ≤		SA8(#1) (32KB)				
0x0010_0000	SA4-7(#1) (8KBx4)	MainFlash 2 Mbytes	0x0010_0000	SA4-7(#1) (8KBx4)	1.5 ≦	0x0010_0000		
	SA9-23(#0) (64KBx15)	ash tes		SA9-23(#0) (64KBx15)	MainFlash 1.5 Mbytes		SA9-23(#0) (64KBx15)	1 Mbytes
0x0000 0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)		0x0000_0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)		0x0000_0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)	tes

<sup>\*:</sup> See S6E2Cx Series Flash Programming Manual to confirm the details of flash memory.



Memory Map (2) During Dual Flash mode

	S6E2CCAH/J/L			S6E2CC9H/J/L			S6E2CC8H/J/L	
0x2020_0000			0x2020_0000	Reserved	512	0x2020_0000		
	SA9-23(#1) (64KBx15)	DualFlash Mbytes +32 Kbytes		Reserved	DualFlash 512 Kbytes +32 Kbytes			
		DualFlash /tes +32 K	0x2018_0000	SA9-15(#1) (64KBx7)	Dual ytes		Reserved	DualFlash 32 Kbytes
	SA8(#1) (32KB)	Flag +32		SA8(#1) (32KB)	Flag +3;			Flas
0x2010_0000	SA4-7(#1) (8KBx4)	Σ b	0x2010_0000	SA4-7(#1) (8KBx4)	2 K	0x2010_0000		S Sh
0x200F_8000	SA0-3(#1) (8KBx4)	/tes	0x200F_8000	SA0-3(#1) (8KBx4)	yte	0x200F_8000	SA0-3(#1) (8KBx4)	<u> </u>
		\						\
	Reserved			Reserved			Reserved	
0x2004_8000	00.4440		0x2004_8000	004440		0x2004_8000	004440	
	SRAM2 32 Kbytes			SRAM2 32 Kbytes			SRAM2 32 Kbytes	
0x2004_0000	SRAM1		0x2004_0000	SRAM1		0x2004_0000	SRAM1	
0x2003_8000	32 Kbytes		0x2003_8000	32 Kbytes		0x2003_8000	32 Kbytes	
_			_			_		
	B I			B			B	
	Reserved			Reserved			Reserved	
0x2000_0000			0x2000_0000			0x2000_0000		
				SRAM0		=	SRAM0	
	SRAM0			128 Kbytes		0x1FFF_0000	64 Kbytes	
	192 Kbytes		0x1FFE_0000	•				
0x1FFD_0000							Reserved	
	Reserved			Reserved				
0x0041_0000		,	0x0041_0000		,	0x0041_0000		<b>,</b>
000400000	Reserved	MainFlash 8 Kbytes	000400000	Reserved	MainFlash 8 Kbytes	000400000	Reserved	MainFlash 8 Kbytes
0x0040_8000 0x0040_6000	SA3(#0) (8KB)	MainFlash 8 Kbytes	0x0040_8000 0x0040_6000	SA3(#0) (8KB)	nFla (byt	0x0040_8000 0x0040_6000	SA3(#0) (8KB)	nFla (byt
0x0040_4000	General purpose	es es	0x0040_4000	General purpose	. sh	0x0040_4000	General purpose	es Ash
0x0040_2000	CR trimming / HTM	*	0x0040_2000	CR trimming / HTM	***************************************	0x0040_2000	CR trimming / HTM	********
0x0040_0000	Security		0x0040_0000	Security		0x0040_0000	Security	
	Reserved			Reserved			Reserved	
0x0010_0000			0x0010_0000			0x0010_0000		
	SA9-23(#0) (64KBx15)	MainFlash 1 Mbytes		SA9-23(#0) (64KBx15)	MainFlash 1 Mbytes		SA9-23(#0) (64KBx15)	MainFlash 1 Mbytes
		Flas			Flas			Flas
0x0000_0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)	s <del>i</del>	0x0000_0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)	s <del>i</del>	0x0000_0000	SA8(#0) (32KB) SA4-7(#0) (8KBx4)	s ä



Memory Map (3)

S6E2CCA	1	S6E2CCAJ		S6E2CCAL
0xD000_0000	0xD000_0000		0xD000_0000	
		Hi-Speed Quad SPI 256 Mbytes		Hi-Speed Quad SPI 256 Mbytes
0xC000_0000	0xC000_0000		0xC000_0000	
Reserved		Reserved		Reserved
0x8000_0000	0x8000_0000		0x8000_0000	
		SDRAM		SDRAM
		256 Mbytes		256 Mbytes
0x7000_0000	0x7000_0000		0x7000_0000	
SRAM /NOR Flash Men	non/	SRAM /NOR Flash Memory		SRAM /NOR Flash Memory
/NAND Flash Mei	-	/NAND Flash Memory		/NAND Flash Memory
0x6000_0000 256 Mbytes	0x6000_0000	256 Mbytes	0x6000_0000	256 Mbytes



# Peripheral Address Map

Start Address	End Address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	MainFlash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/reset control
0x4001_1000	0x4001_1FFF		Hardware watchdog timer
0x4001_2000	0x4001_2FFF	A DD0	Software watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-Function Timer unit 0
0x4002_1000	0x4002_1FFF		Multi-Function Timer unit 1
0x4002_2000	0x4002_2FFF		Multi-Function Timer unit 1
0x4002_3000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	APB1	Base timer
0x4002_6000	0x4002_6FFF		Quadrature position/revolution counter
0x4002_7000	0x4002_7FFF		A/D converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External interrupt controller
0x4003_1000	0x4003_1FFF		Interrupt request batch-read function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		D/A converter
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low voltage detector
0x4003_5800	0x4003_5FFF		Deep standby mode Controller
0x4003_6000	0x4003_6FFF		USB clock generator
0x4003_7000	0x4003_7FFF		CAN prescaler
0x4003_8000	0x4003_8FFF	APB2	Multi-function serial interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch counter
0x4003_B000	0x4003_BFFF		RTC/port control
0x4003_C000	0x4003_C0FF		Low-speed CR prescaler
0x4003_C100	0x4003_C7FF		Peripheral clock gating
0x4003_C800	0x4003_CFFF		Reserved
0x4003_D000	0x4003_DFFF		I <sup>2</sup> S prescaler
0x4003_E000	0x4003_EFFF	4	Reserved
0x4003_F000	0x4003_FFFF		External memory interface



Start Address	End Address	Bus	Peripherals
0x4004_0000	0x4004_FFFF		USB ch 0
0x4005_0000	0x4005_FFFF		USB ch 1
0x4006_0000	0x4006_0FFF		DMAC register
0x4006_1000	0x4006_1FFF		DSTC register
0x4006_2000	0x4006_2FFF		CAN ch 0
0x4006_3000	0x4006_3FFF		CAN ch 1
0x4006_4000	0x4006_5FFF		Ethernet-MAC ch 0
0x4006_6000	0x4006_6FFF		Ethernet-MAC setting register
0x4006_7000	0x4006_BFFF	AHB	Reserved
0x4006_C000	0x4006_CFFF	АПБ	I <sup>2</sup> S
0x4006_D000	0x4006_DFFF		Reserved
0x4006_E000	0x4006_EFFF		SD card I/F
0x4006_F000	0x4006_FFFF		GPIO
0x4007_0000	0x4007_FFFF		CAN-FD (CAN ch 2)
0x4008_0000	0x4008_0FFF		Programmable-CRC
0x4008_1000	0x41FF_FFFF		Reserved
0x200E_0000	0x200E_FFFF	1	Workflash I/F register
0xD000 0000	0xDFFF FFFF	1	High-speed guad SPI control register



#### 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings:

■ INITX = 0

This is the period when the INITX pin is at the L level.

■ INITX = 1

This is the period when the INITX pin is at the H level.

■ SPL = 0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

■ SPL = 1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

■ Input enabled

Indicates that the input function can be used.

Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■ Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■ Analog input is enabled

Indicates that the analog input is enabled.

■ Trace output

Indicates that the trace function can be used.

■ GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.

Setting prohibition

Prohibition of a setting by specification limitation



List of Pin Behavior by Mode State

Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	mode, node, or ode State	Deep Standby RTC mode or Deep Standby Stop mode State		Return from Deep Standby mode State
Pin (		Power Supply Unstable	Sta	Supply ble INITX=1	Power Supply Stable	Sta	Supply able FX=1	Sta	Supply able TX=1	Power Supply Stable INITX=1
		-	INITA-U	- INITA-1	INITX=1	SPL=0	SPL=1	SPL=0	SPL=1	INI I A = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
Α	Main crystal oscillator input pin/ external main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input Enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
В	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed at 0	Maintain previous state	Hi- Z/internal input fixed at 0	Maintain previous State
	Main crystal oscillator output pin	Hi-Z/ internal input fixed at 0/ or input enable	Hi-Z/ internal input fixed at 0	Hi-Z/ internal input fixed at 0		Maintain previous state while oscillator active/ When oscillation stops <sup>1</sup> , it will be Hi-Z/ Internal input fixed at 0				
С	INITX input pin	Pull-up/ input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ input enabled	GPIO selected	Hi-Z/ input enabled	GPIO selected

 $<sup>^{\</sup>rm 1}$  Oscillation is stopped at Sub Timer mode, sub CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	mode, node, or ode State	Deep Standby RTC mode or Deep Standby Stop mode State		Return from Deep Standby mode State
Pin (		Power Supply Unstable	Sta	Supply able	Power Supply Stable	Sta	Power Supply Stable		Supply able	Power Supply Stable
		-	INITX=U	INITX=1	INITX=1	SPL=0	TX=1 SPL=1	SPL=0	TX=1 SPL=1	INITX=1
	NMIX selected	Setting disabled	Setting disabled	Setting disabled		<u> </u>	Maintain previous state		Hi-Z/	Maintain previous state
F	Resource other than above selected GPIO	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi-Z/ internal input fixed at 0	WKUP input enabled	WKUP input enabled	GPIO selected
	JTAG selected	Hi-Z	Pull-up/ input enabled	Pull-up/ input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
G	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous previous state state	Hi-Z/ internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi-Z/ internal input fixed at 0	GPIO selected	
	JTAG selected	Hi-Z	Pull-up/ input enabled	Pull-up/ input enabled			Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
Н	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/Internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/Internal input fixed at 0	GPIO selected
1	Resource selected GPIO selected	· Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi- Z/Internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
	Analog output selected					2	3			
J	External interrupt enable selected Resource other than above selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Maintain previous state  Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected

 $<sup>^2\,</sup>$  Maintain previous state at Timer mode. GPIO selected internal input fixed at 0 at RTC mode, Stop mode.  $^3\,$  Maintain previous state at Timer mode. Hi-Z/internal input fixed at 0 at RTC mode, Stop mode..



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC mode, or Stop mode State  Stop mode State  Stop mode State		mode or Deep Standby		Return from Deep Standby mode State
Pin (		Power Supply Unstable	Sta	Supply	Power Supply Stable	Sta	Power Supply Stable		able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	SPL=0	TX=1 SPL=1	SPL=0	FX=1 SPL=1	INITX=1 -
	GPIO					O1 L-0	OI L-I	OI L-U	OI L-1	_
	selected									
	External interrupt enable selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	GPIO selected,	Hi-	
K	Resource other than above selected GPIO selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	previous state	previous state	Hi- Z/internal input fixed at 0	internal input fixed at 0	Z/internal input fixed at 0	GPIO selected
L	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
M	External interrupt enable selected		2		Maintain	Maintain	Maintain previous state	GPIO selected,	Hi-	<b>0-</b> :-
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi- Z/internal input fixed at 0	internal input fixed at 0	Z/internal input fixed at 0	GPIO selected



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	mode, lode, or lode State	mode or Do	andby RTC Deep Standby node State  Return from Deep Standby mode State		
Pin		Power Supply Unstable	Sta	Supply able	Power Supply Stable	Sta	Supply able	Sta	Supply able	Supply Stable	
		-	INITX=0	INITX=1	INITX=1	SPL=0	「X=1 SPL=1	SPL=0	ΓX=1 SPL=1	INITX=1	
		-	Hi-Z/	Hi-Z/	Hi-Z/					-	
2	Analog input selected	Hi-Z	internal input fixed at0/ analog input enabled	internal input fixed at 0/ analog input enabled	internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	
IN	Trace selected						Trace output	ODIO			
	Resource other than above selected	Setting disabled		Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
	GPIO selected						at 0				
	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	
	Trace selected						Trace output				
0	External interrupt enable selected	Setting	Setting	Setting	Maintain previous	Maintain previous	Maintain previous state	GPIO selected, internal	Hi- Z/internal	GPIO	
	Resource other than above selected	disabled	disabled	disabled	state	state	Hi- Z/internal input fixed at 0	input fixed at 0	input fixed at 0	selected	
	GPIO selected						al U				



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	mode, node, or ode State	Deep Standby RTC mode or Deep Standby Stop mode State		Return from Deep Standby mode State
Pin		Power Supply Unstable	Sta	Supply able	Power Supply Stable	Sta	Supply able	Sta	Power Supply Stable	
		-	INITX=0	INITX=1	INITX=1	INIT	TX=1 SPL=1	INIT	ΓX=1 SPL=1	INITX=1
	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
Р	WKUP enabled				Maintain	Maintain	Maintain previous state	WKUP input enabled	Hi-Z/ WKUP input enabled	
	Resource other than above selected GPIO	Setting disabled	Setting disabled	Setting disabled	previous pre	Maintain previous state	Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
	selected WKUP enabled	Setting	Setting	Setting			Maintain previous	WKUP input enabled	Hi-Z/ WKUP input enabled	WKUP input enabled
Q	External interrupt enable selected	disabled	disabled	disabled	Maintain previous	Maintain previous	state	GPIO	Hi-	
	Resource other than above selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	state	state	Hi- Z/internal input fixed at 0	selected, internal input fixed at 0	Z/internal input fixed at 0	GPIO selected
	GPIO selected						at o			
	GPIO selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi- Z/internal input fixed at 0	GPIO selected
R	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Hi-Z at trans-mission/input enabled/internal input fixed at 0 at reception	Hi-Z at trans- mission/ input enabled/ internal input fixed at 0 at reception	Hi-Z at trans- mission/ input enabled/ internal input fixed at 0 at reception	Hi-Z/ input enabled	Hi-Z/ input enabled	Hi-Z/ input enabled



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State  Deep Standby RTC mode or Deep Standby Stop mode State  Stop mode State  Stop mode State		mode or Deep Standby		Return from Deep Standby mode State
Pin		Power Supply Unstable	Power Sta	Supply able	Power Supply Stable	Power Sta	Supply able	Power Sta	Supply able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1		ΓX=1		ΓX=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	Ethernet I/O selected <sup>4</sup>	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	. GPIO		
V	Resource other than above selected	r than ove Hi-z		Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi- Z/internal input fixed	selected, internal input fixed at 0	Hi- Z/internal input fixed at "0	GPIO selected
	GPIO selected		chapied	enabled			at 0			
	Ethernet input/output selected4	Settina	Setting	Setting			Maintain			
W	External interrupt enable selected	disabled	disabled	disabled	Maintain previous	Maintain previous	previous state	GPIO selected, internal	Hi- Z/internal input fixed	GPIO selected
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	state	state	Hi- Z/internal input fixed at 0	input fixed at 0	at 0	

 $<sup>^{\</sup>rm 4}\,$  It shows the case selected by EPFR14.E\_SPLC register



## **List of VBAT Domain Pin Status**

List	TVBALL	Joinaini	riii Stat	us								
VBAT Pin Status Type	Function Group	Power- on reset <sup>5</sup>	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	mode, ode, or de State	RTĆ m	tandby ode or tandby de state	Return from Deep Standby mode State	VBAT RTC mode State	Return from VBAT RTC mode State
VBAT Pii		Power Supply Unstabl e	Power Supply Stable		Power Supply Stable	oply Power Supply		Power Supply Stable		Power Supply Stable	Power Supply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INIT		INIT	X=1	INITX=1	-	-
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-	-	-
	GPIO selected	Setting disabled		Maintain previous state		Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibitio n	-
S	Sub crystal oscillator input pin/ external sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled		Maintain previous state			Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibitio n	-
Т	External sub clock input selected	disabled		Maintain previous state			Maintain previous state	Maintain previous state		Maintain previous state	Maintain previous state	Maintain previous state
1	Sub crystal oscillator output pin	Hi-Z/ internal input fixed at 0/ or input enable		Maintain previous state		Maintain previous state/ When oscillation stops, Hi-Z <sup>6</sup>	Maintain previous state/ When oscillation stops, Hi-Z <sup>6</sup>	Maintain previous state/ When oscillation stops, Hi-Z <sup>6</sup>	Maintain previous state/ When oscillation stops, Hi-Z <sup>6</sup>	Maintain previous state	Maintain previous state	Maintain previous state
U	Resource selected GPIO selected	Hi-Z		Maintain previous state		Maintain previous state	Maintain previous state	Maintain previous state		Maintain previous state	Maintain previous state	Maintain previous state

When VBAT and VCC power on.
 When the SOSCNTL bit in the WTOSCCNT register is 0, the sub crystal oscillator output pin is maintained in the previous state. When the SOSCNTL bit in the WTOSCCNT register is 1, oscillation is stopped at Stop mode and Deep Standby Stop mode.



# 12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol		Rating	Unit	Remarks
Faranietei	Symbol	Min	Max	Offic	Remarks
Power supply voltage <sup>7,8</sup>	Vcc	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB) <sup>7,9</sup>	USBVcc0	Vss - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (for USB) <sup>7, 9</sup>	USBVcc1	Vss - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (for Ethernet-MAC) 7, 10	ETHVcc	Vss - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (VBAT) <sup>7,11</sup>	$V_{BAT}$	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	>	
Analog power supply voltage <sup>7, 12</sup>	AVcc	Vss - 0.5	V <sub>SS</sub> + 6.5	٧	
Analog reference voltage 7,12	AVRH	Vss - 0.5	V <sub>SS</sub> + 6.5	V	
		Vss - 0.5	V <sub>CC</sub> + 0.5 (≤ 6.5V)	V	Except for USB and Ethernet-MAC pin
		Vss - 0.5	USBV <sub>CC</sub> 0 + 0.5 (≤ 6.5V)	V	USB ch 0 pin
Input voltage <sup>7</sup>	Vı	Vss - 0.5	USBVcc1 + 0.5 (≤ 6.5V)	V	USB ch 1 pin
		Vss - 0.5	ETHV <sub>CC</sub> + 0.5 (≤ 6.5V)	V	Ethernet-MAC Pin
		Vss - 0.5	V <sub>SS</sub> + 6.5	V	5V tolerant
Analog pin input voltage <sup>7</sup>	VIA	Vss - 0.5	AV <sub>CC</sub> + 0.5 (≤ 6.5V)	V	
Output voltage <sup>7</sup>	Vo	Vss - 0.5	V <sub>CC</sub> + 0.5 (≤ 6.5V)	V	
			10	mA	4 mA type
			20	mA	8 mA type
Llevel maximum output current <sup>13</sup>	I <sub>OL</sub>	-	20	mΑ	10 mA type
			20	mΑ	12 mA type
			22.4	mΑ	I <sup>2</sup> C Fm+
			4	mA	4 mA type
			8	mA	8 mA type
Llevel average output current <sup>14</sup>	IOLAV	-	10	mA	10 mA type
			12	mA	12 mA type
	<del> </del>		20	mA	I <sup>2</sup> C Fm+
Level total maximum output current	∑loL	-	100	mA	
L level total maximum output current 15	∑lolav	-	50	mA	
			- 10	mΑ	4 mA type
H level maximum output current <sup>13</sup>	Іон	_	-20	mA	8 mA type
•			- 20	mΑ	10 mA type
			- 20	mΑ	12 mA type

<sup>&</sup>lt;sup>7</sup> These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0.0V$ .

<sup>&</sup>lt;sup>8</sup> V<sub>CC</sub> must not drop below V<sub>SS</sub> - 0.5V.

<sup>&</sup>lt;sup>9</sup> USBV<sub>CC</sub>0, USBV<sub>CC</sub>1 must not drop below V<sub>SS</sub> - 0.5V.

USBV<sub>CC</sub>0, USBV<sub>CC</sub>1 must not drop below V<sub>SS</sub> - 0.5V.
 ETHV<sub>CC</sub> must not drop below V<sub>SS</sub> - 0.5V.
 V<sub>BAT</sub> must not drop below V<sub>SS</sub> - 0.5V.
 Ensure that the voltage does not exceed V<sub>CC</sub> + 0.5V, for example, when the power is turned on.
 The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
 The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.
 The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms period.



Parameter	Symbol	F	Rating	Unit	Remarks
Farameter	Min		Max	Ullit	Remarks
		-	- 4	mA	4 mA type
H level average output current <sup>14</sup>	I <sub>OHAV</sub>		-8	mA	8 mA type
Hilever average output current			- 10	mA	10 mA type
			- 12	mA	12 mA type
H level total maximum output current	∑Іон	-	- 100	mA	
H level total average output current <sup>15</sup>	∑Iohav	-	- 50	mA	
Power consumption	PD	-	200	mW	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	

#### **WARNING:**

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.



12.2 Recommended Operating Conditions

	Parameter	Symbol	Conditions		lue	Unit	Remarks
		_	Conditions	Min	Max		i/Giliai N3
Power supply v	voltage	Vcc		2.7 <sup>16</sup>	5.5	V	
Power supply	voltago (for USB ch 0)	USBVcc0		3.0	3.6 (≤Vcc)	V	When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0)
Power supply v	voltage (for USB ch 0)	OSBVCCO	-	2.7	5.5 (≤Vcc)	V	When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80)
Dower gupply	voltage (for USP ob 1)	USBVcc1		3.0	3.6 (≤Vcc)	V	When P83/UDP1 and P82/UDM1 pins are used as USB (UDP1, UDM1)
Power supply voltage (	voltage (IOI USB CII I)	USBVCCI		2.7	5.5 (≤Vcc)	V	When P83/UDP1 and P82/UDM1 pins are used as GPIO (P83, P82)
				3.0	3.6 (≤Vcc)		When the pins in Ethernet-MAC Pins, except the
Power supply v	voltage (for Ethernet-	ETHVcc		4.5	5.5 (≤Vcc)	V	P6E/ADTG_5/SCK4_1/I C23_1/INT29_0/E_PPS pin, are used as Ethernet-MAC pins
MAC)		EIIIVCC	-	2.7	5.5 (≤Vcc)		When the pins in Ethernet-MAC Pins, except the P6E/ADTG_5/SCK4_1/I C23_1/INT29_0/E_PPS pin, are used as Ethernet-MAC pins
Power supply voltage (VBAT)		$V_{BAT}$	-	1.65	5.5	V	
Analog power supply voltage		AVcc		2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog referen	nalog reference voltage		-	17	$AV_{CC}$	V	
Analog releten		AVRL	-	AVss	AVss	V	
Operating	Junction temperature	TJ	-	- 40	+ 125	°C	
temperature	Ambient temperature	TA	-	-40	18	°C	

The calculation formula of the ambient temperature  $(T_A)$  is:

 $T_A (Max) = T_J(Max) - Pd(Max) \times \theta_{JA}$ 

Pd: Power dissipation (W)

Package thermal resistance (°C/W)

Pd (Max) =  $V_{CC} \times I_{CC}$  (Max) +  $\Sigma$  ( $I_{OL} \times V_{OL}$ ) +  $\Sigma$  (( $V_{CC} - V_{OH}$ ) × (-  $I_{OH}$ ))

L level output current H level output current Vol: L level output voltage H level output voltage V<sub>OH</sub>:

 $<sup>^{16}</sup>$  For the voltage range between V<sub>CC</sub>(min) and the low voltage detection reset (V<sub>DH</sub>), the MCU must be clocked from either the High-speed CR or the low-speed CR. The minimum value of analog reference voltage depends on the value of compare clock cycle (Tcck). See 12.5 12-bit A/D Converter for the details.

<sup>&</sup>lt;sup>18</sup> The maximum temperature of the ambient temperature (T<sub>A</sub>) can guarantee a range that does not exceed the junction temperature (T<sub>J</sub>).



Package thermal resistance and maximum permissible power for each package are shown below. The operation is guaranteed maximum permissible power or less for semiconductor devices.

Table for Package Thermal Resistance and Maximum Permissible Power

Package	Printed Circuit	Thermal Resistance	Maximum Permissible Power (mW)			
lackage	Board	θja (°C/W)	T <sub>A</sub> = +85 °C	T <sub>A</sub> = +105 °C		
LQS144 (0.5-mm pitch)	Single-layered both sides	48	833	417		
(0.3-min pitch)	4 layers	33	1212	606		
LQP176	Single-layered both sides	45	889	444		
(0.5-mm pitch)	4 layers	31	1290	645		
LQQ216 (0.4-mm pitch)	Single-layered both sides	46	870	435		
(0.4-11111 pitch)	4 layers	32	1250	625		
LBE192	Single-layered both sides	-	-	-		
(0.8-mm pitch)	4 layers	35	1143	571		

#### **WARNING:**

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device.
   All of the device's electrical characteristics are warranted when the device is operated within these ranges.
   Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
   Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# **Ethernet-MAC Pins**

Pin Name	Ethernet-MAC Function	Except For Ethernet-MAC Function	Power Supply Type
P6E/ADTG_5/SCK4_1/IC23_1/INT29_0/E_PPS	E_PPS 19	P6E/ADTG_5/SCK4_1/IC23_1/INT29_0	Vcc
PC0/E_RXER	E_RXER	PC0	
PC1/TIOB6_0/E_RX03	E_RX03	PC1/TIOB6_0	
PC2/TIOA6_0/E_RX02	E_RX02	PC2/TIOA6_0	
PC3/TIOB7_0/E_RX01	E_RX01	PC3/TIOB7_0	
PC4/TIOA7_0/E_RX00	E_RX00	PC4/TIOA7_0	
PC5/TIOB14_0/E_RXDV	E_RXDV	PC5/TIOB14_0	
PC6/TIOA14_0/E_MDIO	E_MDIO	PC6/TIOA14_0	
PC7/INT13_0/E_MDC/CROUT_1	E_MDC	PC7/INT13_0/CROUT_1	
PC8/E_RXCK_REFCK	E_RXCK_REFCK	PC8	
PC9/TIOB15_0/E_COL	E_COL	PC9/TIOB15_0	ETHVcc
PCA/TIOA15_0/E_CRS	E_CRS	PCA/TIOA15_0	
PCB/INT28_0/E_COUT	E_COUT	PCB/INT28_0	
PCC/E_TCK	E_TCK	PCC	
PCD/SOT4_1/INT14_0/E_TXER	E_TXER	PCD/SOT4_1/INT14_0	
PCE/SIN4_1/INT15_0/E_TX03	E_TX03	PCE/SIN4_1/INT15_0	
PCF/RTS4_1/INT12_0/E_TX02	E_TX02	PCF/RTS4_1/INT12_0	
PD0/INT30_1/E_TX01	E_TX01	PD0/INT30_1	
PD1/INT31_1/E_TX00	E_TX00	PD1/INT31_1	
PD2/CTS4_1/FRCK2_1/E_TXEN	E_TXEN	PD2/CTS4_1/FRCK2_1	

 $<sup>^{\</sup>rm 19}\,$  It is used to confirm the PTP counter cycle in Ethernet-MAC by waveforms.



## **Calculation Method of Power Dissipation (Pd)**

The power dissipation is shown in the following formula.

$$Pd = V_{CC} \times I_{CC} + \Sigma (I_{OL} \times V_{OL}) + \Sigma ((V_{CC} - V_{OH}) \times (-I_{OH}))$$

 $\begin{array}{lll} \text{I}_{\text{OL}} : & \text{L level output current} \\ \text{I}_{\text{OH}} : & \text{H level output current} \\ \text{V}_{\text{OL}} : & \text{L level output voltage} \\ \text{V}_{\text{OH}} : & \text{H level output voltage} \\ \end{array}$ 

Icc is the current drawn by the device.

It can be analyzed as follows.

$$I_{CC} = I_{CC}(INT) + \Sigma I_{CC}(IO)$$

I<sub>CC</sub> (INT): Current drawn by internal logic and memory, etc. through the regulator

 $\Sigma$ I<sub>CC</sub> (IO): Sum of current (I/O switching current) drawn by the output pin

For Icc (INT), it can be anticipated by "(1) Current Rating" in "12.3. DC Characteristics" (This rating value does not include Icc (IO) for a value at pin fixed).

For Icc (IO), it depends on system used by customers.

The calculation formula is shown below.

$$I_{CC}(IO) = (C_{INT} + C_{EXT}) \times V_{CC} \times f_{SW}$$

C<sub>INT</sub>: Pin internal load capacitance

C<sub>EXT</sub>: External load capacitance of output pin

fsw: Pin switching frequency

Parameter	Symbol	Conditions	Capacitance Value
		4 mA type	1.93 pF
Pin internal load capacitance	CINT	8 mA type	3.45 pF
capasitanoo		12 mA type	3.42 pF

Calculate Icc (Max) as follows when the power dissipation can be evaluated by yourself:

Measure current value Icc (Typ) at normal temperature (+25°C).


Add maximum leakage current value Icc (leak\_max) at operating on a value in (1).

$$I_{CC}(Max) = I_{CC}(Typ) + I_{CC}(leak_max)$$

Parameter	Symbol	Conditions	Current Value
Maximum leakage current at operating		T <sub>J</sub> = +125 °C	79.2 mA
	Icc (leak_max)	T <sub>J</sub> = +105 °C	39.4 mA
		T <sub>J</sub> = +85 °C	26.5 mA



# **Current Explanation Diagram**





#### 12.3 DC Characteristics

#### 12.3.1 Current Rating

Table 12-1 Typical and Maximum Current Consumption in Normal Operation (PLL), Code Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Enabled)

		Pin			Frequency <sup>20</sup>	Va	alue	I	
Parameter	Symbol	Name	Condition	Conditions		Typ <sup>21</sup>	Max <sup>22</sup>	Unit	Remarks
					200 MHz	117	224	mA	
				25	192 MHz	113	219	mA	
					180 MHz	106	211	mA	
					160 MHz	95	197	mA	
					144 MHz	86	186	mA	
					120 MHz	73	169	mA	26
					100 MHz	61	155	mA	When all peripheral
				27	80 MHz	50	140	mA	clocks are on
					60 MHz	39	126	mA	
					40 MHz	27	112	mA	
		VCC	Normal operation <sup>23</sup>		20 MHz	16	97	mA	
Dawar					8 MHz	8.7	88.9	mA	
Power	laa				4 MHz	6.4	86.1	mA	
supply current	Icc				200 MHz	71	168	mA	
Current			(PLL)	25	192 MHz	68	165	mA	
					180 MHz	64	159	mA	
					160 MHz	58	151	mA	1
					144 MHz	52	144	mA	
					120 MHz	44	134	mA	26
					100 MHz	38	126	mA	When all peripheral
				27	80 MHz	31	117	mA	clocks are off
					60 MHz	24	109	mA	
					40 MHz	17	100	mA	
					20 MHz	10	91	mA	
					8 MHz	6.3	86.1	mA	
					4 MHz	5.0	84.5	mA	

<sup>&</sup>lt;sup>20</sup> Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2

 $<sup>^{21}</sup>$  T<sub>A</sub> = +25 °C, V<sub>CC</sub> = 3.3V  $^{22}$  T<sub>J</sub> = +125 °C, V<sub>CC</sub> = 5.5V

<sup>&</sup>lt;sup>23</sup>Firmware being executed during data collection for this table is not being accessed from the MainFlash memory.
<sup>24</sup> When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)
<sup>25</sup> When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 1)
<sup>26</sup> When all ports are fixed
<sup>27</sup> When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 1)



Table 12-2 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Disabled)

_		Pin			Frequency <sup>28</sup>	Va	lue			
Parameter	Symbol	Name	Condition	Conditions		Typ <sup>29</sup>	Max <sup>30</sup>	Unit	Remarks	
					200 MHz	128	236	mA		
				33	192 MHz	123	230	mA		
					180 MHz	116	221	mA		
					160 MHz	102	205	mA		
					144 MHz	93	193	mA		
					120 MHz	79	175	mA	34	
					100 MHz	67	161	mA	When all peripher	
				35	80 MHz	54	145	mA	clocks are on	
					60 MHz	42	130	mA		
					40 MHz	30	115	mA	ı	
					20 MHz	17	99	mA		
			Normal		8 MHz	9.2	90.0	mA		
Power	loo	vcc	operation <sup>31</sup>		4 MHz	6.7	86.9	mA		
supply	Icc	VCC		,32	,32		200 MHz	74	170	mA
current			(PLL)	33	192 MHz	71	167	mΑ		
					180 MHz	67	162	mΑ		
					160 MHz	59	152	mΑ		
					144 MHz	53	145	mΑ		
					120 MHz	45	135	mA	34	
					100 MHz	39	127	mA	When all peripher	
			35	80 MHz	32	118	mΑ	clocks are off		
				60 MHz	25	110	mA			
				40 MHz	18	101	mA			
				20 MHz	11	92	mA	1		
					8 MHz	6.5	86.8	mA		
					4 MHz	5.1	85.0	mA		

 $<sup>^{28}</sup>$  Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK  $^{29}$  TA = +25 °C, Vcc = 3.3V  $^{30}$  TJ = +125 °C, Vcc = 5.5V

 <sup>31</sup> With data access to a MainFlash memory.
 32 When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)
 33 When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 0)
 34 When all ports are fixed
 35 When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)



Table 12-3 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-Cycle Mode and Read Access 0 Wait)

Parameter	Symbol	Pin	Conditio	ne	Frequency <sup>36</sup>	Va	lue	Unit	Remarks										
i arameter	Oyiliboi	Name	Conditions		Trequency	Typ <sup>37</sup>	Max <sup>38</sup>	Oiiit	Kemarks										
					72 MHz	71	161	mA											
					60 MHz	62	150	mA											
					48 MHz	51	138	mA	42										
				41	36 MHz	40	125	mA											
			Normal		24 MHz	29	112	mA	When all peripheral										
					12 MHz	17	98	mA	clocks are on										
					8 MHz	13	93	mA											
Power	Icc	VCC	operation		4 MHz	8.4	88.5	mA											
supply	icc	VCC	39, 40		72 MHz	46	132	mA											
current			(PLL)		60 MHz	41	125	mA											
				41					I	İ					48 MHz	34	118	mA	42
							41	36 MHz	27	110	mA								
					24 MHz	20	102	mA	When all peripheral										
					12 MHz	12	93	mA	clocks are off										
					8 MHz	9.4	89.7	mA											
					4 MHz	6.5	86.4	mA											

<sup>&</sup>lt;sup>36</sup> Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK
 T<sub>A</sub> = +25 °C, V<sub>CC</sub> = 3.3 V
 T<sub>J</sub> = +125 °C, V<sub>CC</sub> = 5.5 V
 With data access to a MainFlash memory.
 When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)
 When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)
 When all ports are fixed



Table 12-4 Typical and Maximum Current Consumption in Normal Operation (Other than PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-Cycle Mode and Read Access 0 Wait)

Parameter	Symbol	Pin	Conditions		Frequency <sup>43</sup>	Va	alue	Unit	Remarks
Parameter	Syllibol	Name	Conditions		Frequency	Typ <sup>44</sup>	Max <sup>45</sup>	Ullit	Remarks
			Normal operation  46, 47 (main oscillation)  Normal operation  46 (built-in High-speed CR)	48	4 MHz	4.7	84.9	mA	When all peripheral clocks are on
					7 171112	3.9	83.8	mA	When all peripheral clocks are off
				48 4 MHz	3.0	83.2	mA	When all peripheral clocks are on	
Power supply	lcc	VCC				2.1	82.0	mA	When all peripheral clocks are off
current			Normal operation	ration	48 32 kHz	0.78	80.37	mA	When all peripheral clocks are on
			(sub oscillation)  Normal operation 46 (built-in low-speed CR)	.0		0.77	80.36	mA	When all peripheral clocks are off
				40	<sup>48</sup> 100 kHz	0.81	80.39	mA	When all peripheral clocks are on
						0.78	80.38	mA	When all peripheral clocks are off

 $<sup>^{43}</sup>$  Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2  $^{44}$  TA = +25 °C, VCC = 3.3V  $^{45}$  TJ = +125 °C, VCC = 5.5V

With data access to a MainFlash memory.
 When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)
 When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)
 When all ports are fixed
 When using a 32 kHz crystal oscillator (including the current consumption of the oscillation circuit)



Table 12-5 Typical and Maximum Current Consumption in Sleep Operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2

_		Pin		_ 54	Va	lue		
Parameter	Symbol	Name	Conditions	Frequency <sup>51</sup>	Typ <sup>52</sup>	Max <sup>53</sup>	Unit	Remarks
				200 MHz	88	188	mA	
				192 MHz	85	184	mA	
				180 MHz	80	178	mA	
				160 MHz	72	164	mA	
				144 MHz	65	156	mA	
				120 MHz	55	144	mA	55
				100 MHz	47	134	mA	When all peripheral
				80 MHz	38	124	mA	clocks are on
				60 MHz	30	114	mA	
			Sleep C operation <sup>54</sup>	40 MHz	21	104	mA	
				20 MHz	12	93	mA	
Power				8 MHz	7.4	87.2	mA	
	Iccs	vcc		4 MHz	5.8	85.2	mA	
supply current	ices	VCC	(PLL)	200 MHz	44	134	mA	_
ourront			(1 LL)	192 MHz	42	132	mA	
				180 MHz	40	129	mA	
				160 MHz	36	123	mA	
				144 MHz	33	119	mA	
				120 MHz	28	113	mA	55
			100 MHz	24	108	mA	When all peripheral	
			80 MHz	20	103	mA	clocks are off	
			60 MHz	16	98	mA		
				40 MHz	12	93	mA	
				20 MHz	7.6	87.6	mA	
				8 MHz	5.2	84.7	mA	
				4 MHz	4.4	83.7	mA	

 $<sup>^{51}</sup>$  Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2  $^{52}$   $T_{\rm A}$  = +25°C,  $V_{\rm CC}$  = 3.3V  $^{53}$   $T_{\rm J}$  = +125°C,  $V_{\rm CC}$  = 5.5V  $^{54}$  When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)  $^{55}$  When all ports are fixed



Table 12-6 Typical and Maximum Current Consumption in Sleep Operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK

_		Pin			Va	alue		
Parameter	Symbol	Name	Conditions	Frequency <sup>56</sup>	Typ <sup>57</sup>	Max <sup>58</sup>	Unit	Remarks
				72 MHz	45	130	mA	
				60 MHz	38	122	mA	
				48 MHz	31	114	mA	60
				36 MHz	24	106	mA	
			24 MHz	18	99	mA	When all peripheral clocks are on	
			12 MHz	11	91	mA		
Power			Sleep VCC operation <sup>59</sup>	8 MHz	8.6	88.3	mA	
supply	Iccs	VCC		4 MHz	6.3	85.7	mA	
current	1003		(PLL)	72 MHz	20	103	mA	
33			()	60 MHz	18	99	mA	
				48 MHz	15	96	mA	60
				36 MHz	12	93	mA	When all peripheral
			24 MHz	9.1	89.3	mA	clocks are off	
				12 MHz	6.5	86.1	mA	GOOKS AIC OII
				8 MHz	5.5	84.9	mA	
				4 MHz	4.6	83.8	mA	

 $<sup>^{56}</sup>$  Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK  $^{57}$   $T_{\rm A}$  = +25°C,  $V_{\rm CC}$  = 3.3V  $^{58}$   $T_{\rm J}$  = +125°C,  $V_{\rm CC}$  = 5.5V  $^{59}$  When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)  $^{60}$  When all ports are fixed



Table 12-7 Typical and Maximum Current Consumption in Sleep Operation (Other than PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2

_		Pin		_ 64	Va	lue		
Parameter	Symbol	Name	Conditions	Frequency <sup>61</sup>	Typ <sup>62</sup>	Max <sup>63</sup>	Unit	Remarks
			Sleep operation <sup>64</sup>	4 MUI-	3.4	82.6	mA	When all peripheral clocks are on
		(main oscillation)	4 MHz	2.5	81.7	mA	When all peripheral clocks are off	
		Sleep operation	4 MHz	2.5	81.7	mA	When all peripheral clocks are on	
Power supply	Iccs	vcc	(built-in High-speed CR)	1 101112	1.7	80.9	mA	When all peripheral clocks are off
current			Sleep	20111	0.75	79.97	mA	When all peripheral clocks are on
		operation <sup>66</sup> (sub oscillation)	32 kHz	0.74	79.96	mA	When all peripheral clocks are off	
		Sleep operation		0.79	80.01	mA	When all peripheral clocks are on	
			(built-in low-speed CR)	100 kHz	0.76	79.98	mA	When all peripheral clocks are off

 $<sup>\</sup>begin{array}{l} ^{61} \\ \text{Frequency is a value of HCLK when PCLK0} = \text{PCLK1} = \text{PCLK2} = \text{HCLK/2} \\ ^{62} \\ \text{T}_{\text{A}} = +25 \, ^{\circ}\text{C}, \, \text{V}_{\text{CC}} = 3.3\text{V} \\ ^{63} \\ \text{T}_{\text{J}} = +125 \, ^{\circ}\text{C}, \, \text{V}_{\text{CC}} = 5.5\text{V} \\ ^{64} \\ \text{When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)} \\ ^{65} \\ \text{When using a 32 kHz crystal oscillator (including the current consumption of the oscillation circuit)} \\ \end{array}$ 



Table 12-8 Typical and Maximum Current Consumption in Stop Mode, TIMER Mode and RTC Mode

Parameter	Symbol	Pin Name	Conditions	Frequency	Val Typ <sup>67</sup>	lue Max <sup>68</sup>	Unit	Remarks
		Hallie			0.56	3.01	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
	Іссн		Stop mode	-	-	27.03	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
					-	39.92	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C
					1.40	3.85	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
			Timer mode <sup>71</sup> (main oscillation)	4 MHz	-	27.87	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
					-	40.76	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C
					0.95	3.40	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
			Timer mode (built-in High-speed CR)	4 MHz	- 27.42	27.42	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
Power supply current	Ісст	VCC VCC	riigii-speed City		-	40.31	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C
			Timer mode <sup>72</sup> (sub oscillation)	32 kHz	0.57	3.02	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
					-	27.04	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
					-	39.93	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C
					0.58	3.03	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
			Timer mode (built-in low-speed CR)	100 kHz	-	27.05	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
					-	39.94	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C
lccr					0.57	3.02	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +25°C
	Iccr		RTC mode <sup>71</sup> (sub oscillation)	32 kHz	-	27.04	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +85°C
					-	39.93	mA	<sup>69</sup> , <sup>70</sup> T <sub>A</sub> = +105°C

<sup>67</sup> Vcc = 3.3V
68 Vcc = 5.5V
69 When all ports are fixed
70 When LVD is off
71 When using a 4 MHz crystal oscillator (including the current consumption of the oscillation circuit)
72 When using a 32 kHz crystal oscillator (including the current consumption of the oscillation circuit)



Table 12-9 Typical and Maximum Current Consumption in Deep Standby Stop Mode, Deep Standby RTC Mode and VBAT

Parameter	Symbol	Pin Name	Conditions	Frequency	Typ <sup>73</sup>	lue Max <sup>74</sup>	Unit	Remarks													
			De an et an iller		96	248	μΑ	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +25°C													
			Deep standby Stop mode (When RAM	-	-	3009	μA	75, 76 T <sub>A</sub> = +85°C													
			is off)		-	3889	μA	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +105°C													
	Іссно		Deep standby		106	259	μА	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +25°C													
			Stop mode (When RAM	Stop mode (When RAM	-	-	3020	μA	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +85°C												
			is on)		-	3900	μA	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +105°C													
		VCC	Deen standhy					96	248	μA	75, 76 T <sub>A</sub> = +25°C										
			Deep standby RTC mode (When RAM		-	3009	μA	75, 76 T <sub>A</sub> = +85°C													
Power supply current	Iccrd	D	is off)	32 kHz	-	3889	μA	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +105°C													
Current			Deep standby RTC mode (When RAM		106	259	μA	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +25°C													
				RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM	RTC mode (When RAM		-	3020	μΑ
			is on)		-	3900	μΑ	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +105°C													
					0.0058	0.1	μΑ	<sup>75</sup> , <sup>76</sup> , <sup>78</sup> T <sub>A</sub> = +25°C													
			RTC stop <sup>77</sup>		-	1.4	μΑ	75, 76 , 78 T <sub>A</sub> = +85°C													
	1	VBAT		_	-	3.3	μΑ	<sup>75</sup> , <sup>76</sup> , <sup>78</sup> T <sub>A</sub> = +105°C													
Іссуват	VDAI		-	1.0	1.8	μΑ	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +25°C														
			RTC operation <sup>77</sup>										-	3.2	μΑ	<sup>75</sup> , <sup>76</sup> T <sub>A</sub> = +85°C					
					-	5.1	μA	75, 76 T <sub>A</sub> = +105°C													

 $<sup>^{73}</sup>$  Vcc = 3.3 V  $^{74}$  Vcc = 5.5 V  $^{75}$  When all ports are fixed  $^{76}$  When LVD is off  $^{77}$  In the case of setting RTC after VCC power on.  $^{78}$  When sub oscillation is off



Table 12-10 Typical and Maximum Current Consumption in Low-voltage Detection Circuit, Main Flash Memory Write/Erase

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farailletei	Symbol	Name	Conditions	Min	Тур	Max	Ollit	Remarks
Low-voltage detection circuit (LVD) power supply current	ICCLVD		At operation	-	4	7	μА	For occurrence of interrupt
MainFlash memory write/erase current	Iccflash	VCC	At write/erase	-	13.4	15.9	mA	When programming or erase in flash memory, Flash Memory Write/Erase current (ICCFLASH) is added to the Power supply current (ICC).

**Peripheral Current Dissipation** 

Clock	Peripheral	Unit	Fre	quency (l	MHz)	Unit	Remarks
System	reliplietai	Oilit	50	100	200	Ollit	Remarks
	GPIO	All ports	0.39	0.81	1.56		
	DMAC	-	0.99	1.97	3.82		
	DSTC	-	0.73	1.49	2.86		
	External bus I/F	-	0.25	0.48	0.97		
	SD card I/F	-	0.74	1.47	2.90		
HCLK	CAN	1 ch	0.06	0.08	0.16	m Λ	
HULK	CAN-FD	1 ch	0.77	1.50	2.95	mA	
	USB	1 ch	0.48	0.95	1.89		
	Ethernet-MAC	-	1.85	3.63	7.20		
	I <sup>2</sup> S	-	0.51	1.02	1.99		
	High-speed Quad SPI	-	0.48	0.97	1.49		
	Programmable CRC	-	0.05	0.10	0.22		
	Base timer	4 ch	0.21	0.42	0.83		
	Multi-functional timer/PPG	1 unit/4 ch	0.83	1.65	3.25		
PCLK1	Quadrature position/revolution counter	1 unit	0.07	0.13	0.27	mA	
	A/D converter	1 unit	0.31	0.60	1.17		
PCLK2	Multi-function serial	1 ch	0.41	0.81	-	mA	



#### 12.3.2 Pin Characteristics

( $V_{CC}$  = USBV<sub>CC</sub>0 = USBV<sub>CC</sub>1 = ETHV<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V,  $V_{SS}$  = AV<sub>SS</sub> = 0V)

Doromotor	Cumbal		(VCC - USBVCCU - (		Value		1	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
		CMOS hysteresis input pin, MD0,	-	V <sub>CC</sub> ×0.8 ETHV <sub>CC</sub> ×0.8	-	$V_{CC} + 0.3$ ETHV <sub>CC</sub> + 0.3	V	
H level input		MD1 MADATAxx	$V_{\rm CC}$ > 3.0V, $V_{\rm CC}$ $\leq$ 3.6V,	2.4	-	V <sub>CC</sub> + 0.3	V	At External Bus
voltage	V <sub>IHS</sub>	5V tolerant input pin	-	V <sub>CC</sub> ×0.8	_	V <sub>SS</sub> + 5.5	V	
(hysteresis input)		Input pin doubled as	-	V <sub>CC</sub> ×0.7	-	V <sub>SS</sub> + 5.5	V	
		TTL Schmitt input pin	-	2.0	-	ETHVcc+0.3	V	
		CMOS hysteresis		V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> ×0.2	V	
L level input		input pin, MD0, MD1	-	Vss - 0.3	-	ETHV <sub>CC</sub> ×0.2	V	
voltage	V <sub>ILS</sub>	5V tolerant input pin	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> ×0.2	V	
(hysteresis input)	VILS	Input pin doubled as I <sup>2</sup> C Fm+	-	Vss	-	V <sub>CC</sub> ×0.3	V	
mpat)		TTL Schmitt input pin	-	Vss - 0.3	-	0.8	V	
			$V_{\rm CC} \ge 4.5 \text{V},$ $I_{\rm OH}$ = -4 mA $V_{\rm CC}$ < 4.5 V, $I_{\rm OH}$ = -2 mA	V <sub>CC</sub> - 0.5	-	Vcc	V	
		4 mA type	$ETHV_{CC} \ge 4.5V,$ $I_{OH} = -4 \text{ mA}$ $ETHV_{CC} < 4.5V,$ $I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> - 0.5	-	ETHVcc	٧	
		O and hour	$V_{CC} \ge 4.5V,$ $I_{OH} = -8 \text{ mA}$ $V_{CC} < 4.5V,$ $I_{OH} = -4 \text{ mA}$	Vcc - 0.5	-	Vcc	V	
		8 mA type	$ETHV_{CC} \ge 4.5V,$ $I_{OH} = -8 \text{ mA}$ $ETHV_{CC} < 4.5V,$ $I_{OH} = -4 \text{ mA}$	ETHV <sub>CC</sub> - 0.5	-	ETHVcc	V	
H level output voltage	Vон	10 mA type	$V_{\rm CC} \ge 4.5 \text{V},$ $I_{\rm OH} = -10 \text{ mA}$ $V_{\rm CC} < 4.5 \text{V},$ $I_{\rm OH} = -8 \text{ mA}$	V <sub>CC</sub> - 0.5	-	Vcc	V	
		12 mA type	$V_{\rm CC} \ge 4.5 \text{V},$ $I_{\rm OH} = -12 \text{ mA}$ $V_{\rm CC} < 4.5 \text{V},$ $I_{\rm OH} = -8 \text{ mA}$	V <sub>CC</sub> - 0.5	-	Vcc	V	
		The pin doubled as USB I/O	$USBV_{CC} \ge 4.5V,$ $I_{OH} = -20.5 \text{ mA}$ $USBV_{CC} < 4.5V,$ $I_{OH} = -13.0 \text{ mA}$	USBV <sub>CC</sub> - 0.4	-	USBVcc	V	USBV <sub>CC0</sub> and USBV <sub>CC1</sub> are described as USBV <sub>CC</sub> .
		The pin doubled as I <sup>2</sup> C Fm+	$V_{\rm CC} \ge 4.5 \text{V},$ $I_{\rm OH} = -4 \text{ mA}$ $V_{\rm CC} < 4.5 \text{V},$ $I_{\rm OH} = -3 \text{ mA}$	V <sub>CC</sub> - 0.5	-	Vcc	٧	At GPIO



Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
			$V_{\rm CC} \ge 4.5 V$ , $I_{\rm OL}$ = 4 mA	$V_{\mathrm{ss}}$	_	0.4	V	
		4 mA type	$V_{\rm CC}$ < 4.5V, $I_{\rm OL}$ = 2 mA	- 55				
		4 mirtypo	ETHV <sub>CC</sub> $\geq$ 4.5V, I <sub>OL</sub> = 4 mA	M		0.4		
			RTHV <sub>CC</sub> < 4.5V, $I_{OL}$ = 2 mA	$V_{\rm SS}$	-	0.4	V	
			$V_{CC} \ge 4.5V,$ $I_{OL} = 8 \text{ mA}$ $V_{CC} < 4.5V,$ $I_{OL} = 4 \text{ mA}$	$V_{ss}$	-	0.4	V	
		8 mA type	$\begin{aligned} &\text{ETHV}_{CC} \geq 4.5\text{V}, \\ &\text{I}_{OL} = 8 \text{ mA} \\ &\text{RTHV}_{CC} < 4.5\text{V}, \\ &\text{I}_{OL} = 4 \text{ mA} \end{aligned}$	$V_{\mathrm{SS}}$	-	0.4	V	
L level output voltage	VoL	10 mA type	$V_{CC} \ge 4.5V$ , $I_{OL} = 10 \text{ mA}$ $V_{CC} < 4.5V$ , $I_{OL} = 8 \text{ mA}$	$V_{\rm ss}$	-	0.4	V	
		12 mA type	$V_{CC} \ge 4.5V$ , $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5V$ , $I_{OL} = 8 \text{ mA}$	Vss	-	0.4	V	
		The pin doubled as USB I/O	$\begin{array}{c} \text{USBV}_{\rm CC} \geq 4.5\text{V},\\ \text{I}_{\rm OL} = 18.5\text{ mA} \\ \\ \text{USBV}_{\rm CC} < 4.5\text{V},\\ \text{I}_{\rm OL} = 10.5\text{ mA} \end{array}$	$V_{\rm ss}$	-	0.4	V	USBVcco and USBVcc1 are described as USBVcc.
		The pin doubled as I <sup>2</sup> C Fm+	$V_{CC} \ge 4.5V, \\ I_{OL} = 4 \text{ mA} \\ V_{CC} < 4.5V, \\ I_{OL} = 3 \text{ mA} \\ V_{CC} \le 4.5V, \\ I_{OL} = 20 \text{ mA} \\ $	$V_{\mathrm{SS}}$	-	0.4	V	At GPIO  At I2C Fm+
Input leak current	I <sub>IL</sub>	-	-	- 5	-	+ 5	μA	
Pull-up resistor	R <sub>PU</sub>	Pull-up pin	V <sub>CC</sub> ≥ 4.5V	25	50	100	kΩ	
value			V <sub>CC</sub> < 4.5V	30	80	200		
Input capacitance	C <sub>IN</sub>	Other than VCC, USBVCC0, USBVCC1, ETHVCC, VBAT, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	




#### 12.4 AC Characteristics

# 12.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks	
Parameter	Symbol	Name	Conditions	Min	Max	Ullit	Remarks	
			V <sub>CC</sub> ≥4.5V	4	48	MHz	When crystal oscillator is	
Input frequency	fсн		Vcc < 4.5V	4	20	IVII IZ	connected	
I input frequency	ICH		Vcc≥4.5V	4	48	MHz	When using external clock	
			V <sub>CC</sub> < 4.5V	4	20	IVITIZ	When using external clock	
Input algels avale		X0,	Vcc≥4.5V	20.83	250	no.	M/han using sytamal alask	
Input clock cycle	t <sub>CYLH</sub>	X1	V <sub>CC</sub> < 4.5V	50	250	ns	When using external clock	
Input clock pulse width	-		Pwn/tcyln, Pwl/tcyln	45	55	%	When using external clock	
Input clock rise time and fall time	tcr, tcr		-	-	5	ns	When using external clock	
	fcc	-	-	-	200	MHz	Base clock (HCLK/FCLK)	
Internal operating clock	f <sub>CP0</sub>	-	-	-	100	MHz	APB0bus clock 80	
<sup>79</sup> frequency	f <sub>CP1</sub>	-	-	-	200	MHz	APB1bus clock <sup>80</sup>	
	f <sub>CP2</sub>	-	-	-	100	MHz	APB2bus clock 80	
	tcycc	-	-	5	-	ns	Base clock (HCLK/FCLK)	
Internal operating clock <sup>79</sup>	t <sub>CYCP0</sub>	-	-	10	-	ns	APB0bus clock 80	
cycle time	tcycp1	-	-	5	-	ns	APB1bus clock 80	
	t <sub>CYCP2</sub>	-	-	10	-	ns	APB2bus clock <sup>80</sup>	




 <sup>&</sup>lt;sup>79</sup> For more information about each internal operating clock, see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).
 <sup>80</sup> For more about each APB bus to which each peripheral is connected, see 1. Block Diagram in this data sheet.



#### 12.4.2 Sub Clock Input Characteristics

 $(V_{BAT} = 1.65V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Parameter	Syllibol	Name	Conditions	Min	Тур	Max	Ullit	Remarks	
Input frequency	1/t <sub>CYLL</sub>		-	-	32.768	-	kHz	When crystal oscillator is connected <sup>81</sup>	
		X0A,	-	32	-	100	kHz	When using external clock	
Input clock cycle	tcyll	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock	



#### 12.4.3 Built-In CR Oscillation Characteristics

#### **Built-In High-speed CR**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Conditions	Min	Тур	Max	Oilit	Remarks
		T <sub>J</sub> = - 20°C to + 105°C	3.92	4	4.08		When trimming <sup>82</sup>
Clock frequency	f <sub>CRH</sub>	T <sub>J</sub> = - 40°C to + 125°C	3.88		vviicii tiiriiriiiig		
		T <sub>J</sub> = - 40°C to + 125°C	3	4	5		When not trimming
Frequency stabilization time	t <sub>CRWT</sub>	-	-	-	30	μs	83

#### **Built-In Low-speed CR**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Condition		Value		Unit	Remarks
Parameter	Syllibol	Contaition	Min	Тур	Max	o iii	Kemarks
Clock frequency	f <sub>CRL</sub>	-	50	100	150	kHz	

 <sup>81</sup> For more information about crystal oscillator, see Sub crystal oscillator in 8. Handling Devices
 82 In the case of using the values in CR trimming area of flash memory at shipment for frequency/temperature trimming
 83 This is the time to stabilize the frequency of the High-speed CR clock after setting trimming value. During this period, it is able to use the High-speed CR clock as a source clock.



## 12.4.4 Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol		Value		Unit	Remarks
Farameter	Syllibol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time <sup>84</sup> (lock up time)	tLOCK	100	-	-	μs	
PLL input clock frequency	f <sub>PLLI</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	<b>f</b> PLLO	200	-	400	MHz	
Main PLL clock frequency <sup>85</sup>	f <sub>CLKPLL</sub>	-	-	200	MHz	

# 12.4.5 Operating Conditions of USB/Ethernet PLL • I<sup>2</sup>S PLL (in the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Ullit	Remarks
PLL oscillation stabilization wait time <sup>86</sup> (lock up time)	tLOCK	100	-	-	μs	
PLL input clock frequency	f <sub>PLLI</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
DLL magra agaillation alogk fraguency	<b>f</b> PLLO	200		400	MHz	USB/Ethernet
PLL macro oscillation clock frequency	IPLLO	200	_	384	MHz	I <sup>2</sup> S
USB/Ethernet clock frequency <sup>87</sup>	f <sub>CLKPLL</sub>	-	-	50	MHz	After the M frequency division
I <sup>2</sup> S clock frequency <sup>88</sup>	fclkpll	-	-	12.288	MHz	After the M frequency division

<sup>&</sup>lt;sup>84</sup> Time from when the PLL starts operating until the oscillation stabilizes

<sup>85</sup> For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

<sup>&</sup>lt;sup>86</sup> Time from when the PLL starts operating until the oscillation stabilizes

<sup>&</sup>lt;sup>87</sup> For more information about USB/Ethernet clock, see Chapter 2-2: USB/Ethernet Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).

88 For more information about I<sup>2</sup>S clock, see Chapter 7-1: I<sup>2</sup>S Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).



# 12.4.6 Operating Conditions of Main PLL (in the Case of Using Built-in High-Speed CR Clock for Input Clock of Main

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol		Value		Unit	Remarks	
Faranietei	Syllibol	Min	Тур	Max	Offic	Kelliaiks	
PLL oscillation stabilization wait time <sup>89</sup> (lock up time)	tLOCK	100	-	-	μs		
PLL input clock frequency	$f_{PLLI}$	3.8	4	4.2	MHz		
PLL multiplication rate	-	50	-	95	multiplier		
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	190	-	400	MHz		
Main PLL clock frequency <sup>90</sup>	fclkpll	-	-	200	MHz		

#### Note:

#### 12.4.7 Reset Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin			lue	Unit	Remarks
T di dilliotoi	Name	Name	Conditions	Min	Max	Oilit	Romanio
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 105 of 200

The High-speed CR clock (CLKHC) should be set with frequency/temperature trimming to act as the source clock of the Main PLL.

 <sup>&</sup>lt;sup>89</sup> Time from when the PLL starts operating until the oscillation stabilizes
 <sup>90</sup> For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).



#### 12.4.8 Power-On Reset Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Conditions		Value			Unit	Remarks
Farameter	Syllibol	Name	Conditions	Min	Тур	Max	Ullit	Remarks
Power supply shut down time	toff		-	1	ı	-	ms	*1
Power ramp rate	dV/dt	VCC	Vcc: 0.2V to 2.70V	0.6	-	1000	mV/μs	*2
Time until releasing Power-on reset	t <sub>PRT</sub>		-	0.33	-	0.60	ms	

<sup>\*1:</sup> Vcc must be held below 0.2V for a minimum period of toff. Improper initialization may occur if this condition is not met.

#### Note:

 If toFF cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12.4.7 Reset Input Characteristics.




#### Glossary

□ V<sub>DH</sub>: detection voltage of Low Voltage detection reset. See "12.8. Low-Voltage Detection Characteristics".

#### 12.4.9 GPIO Output Characteristics

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$$

Parameter	Symbol Pin		Conditions	Va	lue	Unit	Remarks
T didilicter	Cymbol	Name	Gonditions	Min	Max	Oilit	Romanic
Outside for some of	Pxx <sup>91</sup>	V <sub>CC</sub> ≥ 4.5V	-	50	MHz		
Output frequency	<b>T</b> PCYCLE	PXX	V <sub>CC</sub> < 4.5V	-	32	MHz	



<sup>91</sup> GPIO is a target.


<sup>\*2:</sup> This dV/dt characteristic is applied at the power-on of cold start (toff>1ms).



# 12.4.10 External Bus Timing

**External Bus Clock Output Characteristics** 


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
1 dramotor	Cymbol	T III TAGINO	Conditions	Min	Max	01111	Romano
Output frequency	tcycle	MCLKOUT 92		-	50 <sup>93</sup>	MHz	



# **External Bus Signal I/O Characteristics**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	VIH		0.8 × V <sub>CC</sub>	>	
	V <sub>IL</sub>		0.2 × V <sub>CC</sub>	V	
Signal output characteristics	V <sub>OH</sub>	-	0.8 × V <sub>CC</sub>	V	
	V <sub>OL</sub>		0.2 × V <sub>CC</sub>	٧	



 <sup>&</sup>lt;sup>92</sup> The external bus clock (MCLKOUT) is a divided clock of HCLK.
 For more information about setting of clock divider, see Chapter 14: External Bus Interface in FM4 Family
 Peripheral Manual Main Part (002-04856).
 <sup>93</sup> The Multi-layer AHB clock divided by the (DCLKR:MDIV) divider register, cannot exceed this specification for MCLKOUT or MSDCLK clock.




# **Separate Bus Access Asynchronous SRAM Mode**


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Va	alue	Unit	Remarks
raiailletei	Symbol	Fill Name	Conditions	Min	Max	Oilit	Nemarks
MOEX Minimum pulse width	toew	MOEX	-	MCLK×n-3	-	ns	
MCSX ↓ →Address output delay time	tcsl – AV	MCSX[7: 0], MAD[24: 0]	-	-9	+9	ns	
MOEX ↑ →Address hold time	t <sub>OEH - AX</sub>	MOEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MOEX↓delay time	t <sub>CSL - OEL</sub>	MOEX,	-	MCLK×m- 9	MCLK×m+9	ns	
MOEX ↑ → MCSX ↑ time	toeн - csн	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX ↓ → MDQM ↓ delay time	tcsl-rdqml	MCSX, MDQM[3: 0]	-	MCLK×m- 9	MCLK×m+9	ns	
Data set up→MOEX ↑ time	t <sub>DS - OE</sub>	MOEX, MADATA[31: 0]	- 20		-	ns	
MOEX ↑ → Data hold time	t <sub>DH</sub> - OE	MOEX, MADATA[31: 0]	-	0	-	ns	
MWEX Minimum pulse width	twew	MWEX	-	MCLK×n-3	-	ns	
MWEX ↑ →Address output delay time	twen - ax	MWEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MWEX↓delay time	t <sub>CSL - WEL</sub>	MWEX,	-	MCLK×n-9	MCLK×n+9	ns	
MWEX ↑ → MCSX ↑ delay time	twen - csh	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MDQM↓ delay time	tcsl-wdqml	MCSX, MDQM[3: 0]	-	MCLK×n-9	MCLK×n+9	ns	
MCSX ↓ → Data output time	tcsL-DX	MCSX, MADATA[31: 0]	-	MCLK-9	MCLK+9	ns	
MWEX ↑ → Data hold time	t <sub>WEH - DX</sub>	MWEX, MADATA[31: 0]	-	0	MCLK×m+9	ns	

<sup>-</sup> When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16)










# Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	V	alue	Unit	Remark
i didilictor	Cymbol	I III Ivanic	Conditions	Min	Max	0	s
Address delay time	tav	MCLK, MAD[24: 0]	-	1	9	ns	
MCSX delay time	t <sub>CSL</sub>	MCLK,	-	1	9	ns	
Week delay ame	tсsн	MCSX[7: 0]	-	1	9	ns	
MOEY doloy time	t <sub>REL</sub>	MCLK,	-	1	9	ns	
MOEX delay time	t <sub>REH</sub>	MOEX	-	1	9	ns	
Data set up →MCLK↑ time	t <sub>DS</sub>	MCLK, MADATA[31: 0]	-	19	-	ns	
MCLK ↑ → Data hold time	t <sub>DH</sub>	MCLK, MADATA[31: 0]	-	0	-	ns	
MWEX delay time	twel	MCLK,	-	1	9	ns	
WWVEA delay time	tweh	MWEX	-	1	9	ns	
MDQM[1: 0]	t <sub>DQML</sub>	MCLK,	-	1	9	ns	
delay time	t <sub>DQMH</sub>	MDQM[3: 0]	-	1	9	ns	
MCLK ↑ → Data output time	tops	MCLK, MADATA[31: 0]	-	MCLK+1	MCLK+18	ns	
MCLK ↑ → Data hold time	t <sub>OD</sub>	MCLK, MADATA[31: 0]	-	1	18	ns	

#### Note:

- When the external load capacitance CL = 30 pF






# **Multiplexed Bus Access Asynchronous SRAM Mode**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol Pin Name		Conditions	Va	alue	Unit	Remarks
	Cyllido.	i iii itailie	Conditions	Min	Max	Oilit	Romana
Multiplexed address delay time	tale-chmadv	MALE,	-	0	10	ns	
Multiplexed address hold time	tchmadh	MAD[24: 0]	-	MCLK×n+0	MCLK×n+10	ns	

### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16)






# **Multiplexed Bus Access Synchronous SRAM Mode**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Va	Unit	Remarks	
rarameter	Cymbol	1 III Italiic	Conditions	Min	Max	Oiiit	Remarks
MALE delay time	t <sub>CHAL</sub>	MCLK,	-	1	9		
WALE delay liftle	LE delay time t <sub>CHAH</sub>		-	1	9		
MCLK ↑ → Multiplexed address delay time	tchmadv	MCLK,	-	1	top	ns	
MCLK ↑ →Multiplexed data output time	tchmadx	MADATA[31: 0]	-	1	top	ns	

#### Note:

- When the external load capacitance  $C_L = 30 pF$ 






### **NAND Flash Mode**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
i didilictor	- Cyllison	i iii itailic	Conditions	Min	Max	Oille	Remarks
MNREX Min pulse width	t <sub>NREW</sub>	MNREX	-	MCLK×n-3	-	ns	
Data set up →MNREX ↑ time	t <sub>DS - NRE</sub>	MNREX, MADATA[31: 0]	-	20	-	ns	
MNREX ↑ → Data hold time	t <sub>DH – NRE</sub>	MNREX, MADATA[31: 0]	-	0	-	ns	
MNALE ↑ → MNWEX delay time	taleh - NWEL	MNALE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNALE ↓ → MNWEX delay time	talel - NWEL	MNALE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNCLE ↑ → MNWEX delay time	t <sub>CLEH</sub> - NWEL	MNCLE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNWEX ↑ → MNCLE delay time	tnweh - CLEL	MNCLE, MNWEX	-	0	MCLK×m+9	ns	
MNWEX Min pulse width	t <sub>NWEW</sub>	MNWEX	-	MCLK×n-3	1	ns	
MNWEX ↓ → Data output time	t <sub>NWEL - DV</sub>	MNWEX, MADATA[31: 0]	-	-9	9	ns	
MNWEX↑→ Data hold time	t <sub>NWEH – DX</sub>	MNWEX, MADATA[31: 0]	-	0	MCLK×m+9	ns	


#### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16)













# **External Ready Input Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter Symbol	Symbol	Pin Name	Pin Name Conditions		alue	Unit	Remarks
			Min	Max		T COM CO	
MCLK↑ MRDY input setup time	t <sub>RDYI</sub>	MCLK, MRDY	-	19	-	ns	








### **SDRAM Mode**

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Value	U	nit	Unit	Remarks
i didilietei	Cyllibol	1 III Name	Value	Min	Max	Oilit	Remarks
Output frequency	tcycsd	MSDCLK	-	-	50	MHz	
Address delay time	taosd	MSDCLK, MAD[15: 0]	-	2	12	ns	
MSDCLK ↑ → Data output delay time	t <sub>DOSD</sub>	MSDCLK, MADATA[31: 0]	-	2	12	ns	
MSDCLK ↑ → Data output Hi-Z time	tDOZSD	MSDCLK, MADATA[31: 0]	ı	2	19.5	ns	
MDQM[3: 0] delay time	twrosd	MSDCLK, MDQM[1: 0]	ı	1	12	ns	
MCSX delay time	t <sub>MCSSD</sub>	MSDCLK, MCSX8	-	2	12	ns	
MRASX delay time	trassd	MSDCLK, MRASX	-	2	12	ns	
MCASX delay time	tcassd	MSDCLK, MCASX	-	2	12	ns	
MSDWEX delay time	t <sub>MWESD</sub>	MSDCLK, MSDWEX	-	2	12	ns	
MSDCKE delay time	tckesd	MSDCLK, MSDCKE	-	- 2 12		ns	
Data set up time	t <sub>DSSD</sub>	MSDCLK, MADATA[31: 0]	-	19	-	ns	
Data hold time	t <sub>DHSD</sub>	MSDCLK, MADATA[31: 0]	-	0	-	ns	

<sup>-</sup> When the external load capacitance  $C_L = 30 pF$ 








### 12.4.11 Base Timer Input Timing

# **Timer Input Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Symbol Pin Name		Value		Remarks
Parameter Sym	Symbol	oi Fili Naille	Min	Max	Unit	Kelliaiks
Input pulse width	ttiwh, ttiwl	TIOAn/TIOBn (when using as ECK, TIN)	2tcycp	-	ns	



# **Trigger Input Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol Pin Name		Value		Unit	Remarks
Parameter	Syllibol	PIII Naille	Min	Max	Ullit	Remarks
Input pulse width	t <sub>TRGH</sub> , t <sub>TRGL</sub>	TIOAn/TIOBn (when using as TGIN)	2tcycp	-	ns	



# Note:

 t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the base timer is connected, see 1. Block Diagram in this data sheet.



### 12.4.12 CSIO (SPI) Timing


# Synchronous Serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>cc</sub> <	4.5V	V <sub>cc</sub> ≥	4.5V	Unit
Farameter	Symbol	Name	Conditions	Min	Max	Min	Max	Ullit
Baud rate	-	-		•	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↓→SOT delay time	tslovi	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	tı∨sнı	SCKx, SINx	clock operation	50	-	30	-	ns
SCK↑→SIN hold time	tsHIXI	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK↓→SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock	-	50	-	30	ns
SIN→SCK↑ setup time	tivshe	SCKx, SINx	operation	10	-	10	-	ns
SCK↑→SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20		ns
SCK fall time	t⊦	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.










# Synchronous Serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>cc</sub> <	4.5V	V <sub>cc</sub> ≥	4.5V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	tshovi	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx	clock operation	50	-	30	-	ns
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	tsHSL	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock	-	50	-	30	ns
SIN→SCK↓ setup time	tivsle	SCKx, SINx	operation	10	-	10	-	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		_	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 pF$ .










# Synchronous Serial (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>cc</sub> <	4.5V	V <sub>cc</sub> ≥	4.5V	Unit
Parameter	Syllibol	Name	Conditions	Min	Max	Min	Max	Ullit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	tshovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	tıvslı	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↓ delay time	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	ı	ns
Serial clock L pulse width	tslsн	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	ı	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		tcyce + 10	-	t <sub>CYCP</sub> + 10	ı	ns
SCK↑→SOT delay time	tshove	SCKx, SOTx	External shift clock	-	50	-	30	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx	operation	10	-	10	ı	ns
SCK↓→SIN hold time	tslixe	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		_	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	_	5	ns

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 pF$ .










# Synchronous Serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>cc</sub> <	4.5V	V <sub>cc</sub> ≥	4.5V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Ullit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↓→SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	tıvsнı	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK↑→SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↑ delay time	tsovні	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	tslsн	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	tsHSL	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK↓→SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock	-	50	-	30	ns
SIN→SCK↑ setup time	tivshe	SCKx, SINx	operation	10	-	10	-	ns
SCK↑→SIN hold time	tshixe	SCKx, SINx		20	-	20	_	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 \text{ pF}$ .









# When Using Synchronous Serial Chip Select (SCINV = 0, CSLVL = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	V <sub>CC</sub> <	4.5V	Vcc≥	Unit	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Ullit
SCS↓→SCK↓ setup time	tcssı	lata 1 - 1-16	<sup>94</sup> -50	94+0	<sup>94</sup> -50	94+0	ns
SCK↑→SCS↑ hold time	t <sub>CSHI</sub>	Internal shift clock poperation	<sup>95</sup> +0	<sup>95</sup> +50	<sup>95</sup> +0	<sup>95</sup> +50	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>96</sup> -50 +5t <sub>CYCP</sub>	<sup>96</sup> +50 +5t <sub>CYCP</sub>	<sup>96</sup> -50 +5t <sub>CYCP</sub>	<sup>96</sup> +50 +5t <sub>CYCP</sub>	ns
SCS↓→SCK↓ setup time	tcsse		3t <sub>CYCP</sub> +30	-	3tcycp+30	-	ns
SCK↑→SCS↑ hold time	t <sub>CSHE</sub>	External shift	0	-	0	-	ns
SCS deselect time	tcsde	clock	3tcycp+30	-	3tcycp+30	-	ns
SCS ↓ →SOT delay time	t <sub>DSE</sub>	operation	-	40	-	40	ns
SCS ↑ →SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns


#### Notes:


- toycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

Document Number: 002-04980 Rev. \*D

 <sup>&</sup>lt;sup>94</sup> CSSU bit valuexserial chip select timing operating clock cycle [ns]
 <sup>95</sup> CSHD bit valuexserial chip select timing operating clock cycle [ns]
 <sup>96</sup> CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using Synchronous Serial Chip Select (SCINV = 1, CSLVL = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	V <sub>cc</sub> <	4.5V	V <sub>cc</sub> ≥	Unit	
raiailletei	Syllibol	Conditions	Min	Max	Min	Max	Oilit
SCS↓→SCK↓ setup time	tcssı	Internal shift	<sup>97</sup> -50	<sup>97</sup> +0	<sup>97</sup> -50	<sup>97</sup> +0	ns
SCK↑→SCS↑ hold time	t <sub>CSHI</sub>		<sup>98</sup> +0	<sup>98</sup> +50	<sup>98</sup> +0	<sup>98</sup> +50	ns
SCS deselect time	t <sub>CSDI</sub>	clock operation	<sup>99</sup> -50 +5t <sub>CYCP</sub>	<sup>99</sup> +50 +5t <sub>CYCP</sub>	<sup>99</sup> -50 +5tcycp	<sup>99</sup> +50 +5t <sub>CYCP</sub>	ns
SCS↓→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↑ hold time	t <sub>CSHE</sub>		0	-	0	-	ns
SCS deselect time	tcsde	External shift clock operation	3tcycp+30	-	3tcycp+30	-	ns
SCS ↓ →SOT delay time	t <sub>DSE</sub>	clock operation	-	40	-	40	ns
SCS ↑ →SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns


#### Notes:


- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

Document Number: 002-04980 Rev. \*D

 <sup>&</sup>lt;sup>97</sup> CSSU bit valuexserial chip select timing operating clock cycle [ns]
 <sup>98</sup> CSHD bit valuexserial chip select timing operating clock cycle [ns]
 <sup>99</sup> CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using Synchronous Serial Chip Select (SCINV = 0, CSLVL = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Cumbal	Conditions	Vcc <	4.5V	V <sub>cc</sub> ≥	4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓ setup time	tcssı	luta mad abift	<sup>100</sup> -50	<sup>100</sup> +0	<sup>100</sup> -50	<sup>100</sup> +0	ns
SCK↑→SCS↓ hold time	t <sub>CSHI</sub>	Internal shift clock operation	<sup>101</sup> +0	<sup>101</sup> +50	<sup>101</sup> +0	<sup>101</sup> +50	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>102</sup> -50 +5t <sub>CYCP</sub>	<sup>102</sup> +50 +5t <sub>CYCP</sub>	<sup>102</sup> -50 +5t <sub>CYCP</sub>	<sup>102</sup> +50 +5t <sub>CYCP</sub>	ns
SCS↑→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↓ hold time	t <sub>CSHE</sub>	External shift	0	-	0	-	ns
SCS deselect time	tcsde	clock	3tcycp+30	-	3tcycp+30	-	ns
SCS↑→SOT delay time	t <sub>DSE</sub>	operation	-	40	-	40	ns
SCS↓→SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns


#### Notes:


- teyer indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance C<sub>L</sub> = 30 pF.

Document Number: 002-04980 Rev. \*D

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using Synchronous Serial Chip Select (SCINV = 1, CSLVL = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Cymhol	Conditions	Vcc <	4.5V	V <sub>cc</sub> ≥	Units	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Units
SCS ↑ →SCK ↑ setup time	tcssı	luta wa al alaift	<sup>103</sup> -50	<sup>103</sup> +0	<sup>103</sup> -50	<sup>103</sup> +0	ns
SCK ↓ →SCS ↓ hold time	t <sub>CSHI</sub>	Internal shift - clock	<sup>104</sup> +0	<sup>104</sup> +50	<sup>104</sup> +0	<sup>104</sup> +50	ns
SCS deselect time	t <sub>CSDI</sub>	operation	<sup>105</sup> -50 +5tcycp	<sup>105</sup> +50 +5t <sub>CYCP</sub>	<sup>105</sup> -50 +5t <sub>CYCP</sub>	<sup>105</sup> +50 +5t <sub>CYCP</sub>	ns
SCS ↑ →SCK ↑ setup time	tcsse		3t <sub>CYCP</sub> +30	-	3tcycp+30	-	ns
SCK ↓ →SCS ↓ hold time	t <sub>CSHE</sub>	External	0	-	0	-	ns
SCS deselect time	tcsde	shift clock	3tcycp+30	-	3tcycp+30	-	ns
SCS ↑ →SOT delay time	t <sub>DSE</sub>	operation	-	40	-	40	ns
SCS ↓ →SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns

- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]









# **High-Speed Synchronous Serial (SPI = 0, SCINV = 0)**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>CC</sub> <	4.5V	V <sub>CC</sub> ≥ 4.	5V	Unit
Parameter	Syllibol	Name	Conditions	Min	Max	Min	Max	Ullit
Serial clock cycle time	tscyc	SCKx	Internal shift	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↓→SOT delay time	tslovi	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN→SCK↑ setup time	<b>t</b>	SCKx,	clock	14		12.5		no
Sin→Scr\ setup time	tıvsнı	SINx	operation	12.5*	-	12.5	-	ns
SCK↑→SIN hold time	tsHIXI	SCKx, SINx		5	-	5	-	ns
Serial clock L pulse width	tsьsн	SCKx		2tcycp - 5	-	2tcycp - 5	-	ns
Serial clock H pulse width	<b>t</b> shsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK↓→SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift	1	15	-	15	ns
SIN→SCK↑ setup time	tivshe	SCKx, SINx	clock operation	5	1	5	-	ns
SCK↑→SIN hold time	tsHIXE	SCKx, SINx	operation	5	-	5	-	ns
SCK fall time	$t_{F}$	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns


#### Notes:


- The above characteristics apply to CLK synchronous mode.
- toyop indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:

No chip select: SIN4\_0, SOT4\_0, SCK4\_0 Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0

- When the external load capacitance  $C_L = 30 \text{ pF}$ . (For \*, when  $C_L = 10 \text{ pF}$ )









# High-Speed Synchronous Serial (SPI = 0, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	V <sub>CC</sub> <	4.5V	V <sub>CC</sub> ≥ 4.	5V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	o iii
Serial clock cycle time	tscyc	SCKx		4tcycp	1	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	tsHOVI	SCKx, SOTx	Internal shift	- 10	+ 10	- 10	+ 10	ns
CINI - CCIVI potun timo		SCKx,	clock	14		40.5		
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SINx		12.5*	-	12.5	-	ns
SCK↓→SIN hold time	tslixi	SCKx, SINx		5	-	5	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 5	-	2tcycp - 5	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK↑→SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift	1	15	-	15	ns
SIN→SCK↓ setup time	tivsle	SCKx, SINx	clock operation	5	1	5	-	ns
SCK↓→SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx	operation	5	-	5	-	ns
SCK fall time	t⊦	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

#### Notes:


- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:


No chip select: SIN4\_0, SOT4\_0, SCK4\_0

Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0

- When the external load capacitance  $C_L = 30 \text{ pF}$ . (For \*, when  $C_L = 10 \text{ pF}$ )









# **High-Speed Synchronous Serial (SPI = 1, SCINV = 0)**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	<b>V</b> <sub>CC</sub> <	4.5V	V <sub>CC</sub> ≥ 4.	5V	Unit
Parameter	Syllibol	Name	Conditions	Min	Max	Min	Max	) iii
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4t <sub>CYCP</sub>	-	ns
SCK↑→SOT delay time	tsноvі	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN→SCK↓ setup time	t <sub>IVSLI</sub>	SCKx,	Internal shift	14		12.5	_	ns
	UVSLI	SINx	clock	12.5*	_	12.5	_	113
SCK↓→SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx	operation	5	-	5	-	ns
SOT→SCK↓ delay time	tsovli	SCKx, SOTx	-	2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 5	-	2t <sub>CYCP</sub> - 5	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	1	tcycp + 10	-	ns
SCK↑→SOT delay time	tshove	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx	clock	5	•	5	-	ns
SCK↓→SIN hold time	tslixe	SCKx, SINx	operation	5	-	5	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns


### Notes:


- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:

No chip select: SIN4\_0, SOT4\_0, SCK4\_0 Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0

- When the external load capacitance  $C_L = 30$  pF. (for \*, when  $C_L = 10$  pF)









# **High-Speed Synchronous Serial (SPI = 1, SCINV = 1)**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	<b>V</b> <sub>CC</sub> < 4	<b>V</b> <sub>CC</sub> < 4.5 <b>V</b>		V <sub>CC</sub> ≥ 4.5V	
Farameter	Syllibol	Name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4tcycp	ı	4t <sub>CYCP</sub>	-	ns
SCK↓→SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN→SCK↑ setup time	tıvsнı	SCKx,	Internal shift	14		12.5	_	ns
	UVSHI	SINx	clock	12.5*	-			115
SCK↑→SIN hold time	tshixi	SCKx, SINx	operation	5	-	5	-	ns
SOT→SCK↑ delay time	t <sub>sovні</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 5	-	2tcycp - 5	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK↓→SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↑ setup time	tivshe	SCKx, SINx	clock operation	5	-	5	-	ns
SCK↑→SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx	•	5	-	5	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

#### Notes:


- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:


No chip select: SIN4\_0, SOT4\_0, SCK4\_0

Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0

- When the external load capacitance  $C_L = 30 \text{ pF.}$  (for \*, when  $C_L = 10 \text{ pF}$ )









# When Using High-Speed Synchronous Serial Chip Select (SCINV = 0, CSLVL = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Conditions	Vcc <	4.5V	Vcc≥	Unit	
i arameter	- Cyllibol	Conditions	Min	Max	Min	Max	Oiiit
SCS↓→SCK↓ setup time	tcssı	Internal	<sup>106</sup> -20	<sup>106</sup> +0	<sup>106</sup> -20	<sup>106</sup> +0	ns
SCK↑→SCS↑ hold time	t <sub>CSHI</sub>	Internal shift clock operation	<sup>107</sup> +0	<sup>107</sup> +20	<sup>107</sup> +0	<sup>107</sup> +20	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>108</sup> -20 +5tcycp	<sup>108</sup> +20 +5tcycp	<sup>108</sup> -20 +5t <sub>CYCP</sub>	<sup>108</sup> +20 +5t <sub>CYCP</sub>	ns
SCS↓→SCK↓ setup time	tcsse		3tcycp+15	-	3tcycp+15	-	ns
SCK↑→SCS↑ hold time	t <sub>CSHE</sub>	External	0	-	0	-	ns
SCS deselect time	tcsde	shift clock	3tcycp+15	-	3tcycp+15	-	ns
SCS↓→SOT delay time	t <sub>DSE</sub>	operation	-	25	-	25	ns
SCS↑→SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns

- toyop indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Conditions	V <sub>CC</sub> <	4.5V	Vcc≥	Unit	
i arameter	- Cyllibol		Min	Min	Min	Max	Oiiit
SCS↓→SCK↓ setup time	tcssı	Internal shift - clock operation	<sup>109</sup> -20	<sup>109</sup> +0	<sup>109</sup> -20	<sup>109</sup> +0	ns
SCK↑→SCS↑ hold time	t <sub>CSHI</sub>		<sup>110</sup> +0	<sup>110</sup> +20	<sup>110</sup> +0	<sup>110</sup> +20	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>111</sup> -20 +5t <sub>CYCP</sub>	<sup>111</sup> +20 +5t <sub>CYCP</sub>	<sup>111</sup> -20 +5t <sub>CYCP</sub>	<sup>111</sup> +20 +5t <sub>CYCP</sub>	ns
SCS↓→SCK↑ setup time	tcsse		3tcycp+15	-	3tcycp+15	-	ns
SCK↑→SCS↑ hold time	t <sub>CSHE</sub>	External	0	-	0	-	ns
SCS deselect time	tcsde	shift clock operation	3tcycp+15	-	3tcycp+15	-	ns
SCS↓→SOT delay time	t <sub>DSE</sub>		-	25	-	25	ns
SCS↑→SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns


#### Notes:

- toyop indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using High-Speed Synchronous Serial Chip Select (SCINV = 0, CSLVL = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Cumbal	Conditions	Vcc <	: 4.5V	Vcc≥	: 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓ setup time	tcssı	Internal shift - clock operation	<sup>112</sup> -20	<sup>112</sup> +0	<sup>112</sup> -20	<sup>112</sup> +0	ns
SCK↑→SCS↓ hold time	t <sub>CSHI</sub>		<sup>113</sup> +0	<sup>113</sup> +20	<sup>113</sup> +0	<sup>113</sup> +20	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>114</sup> -20 +5t <sub>CYCP</sub>	114+20 +5tcycp	114-20 +5tcycp	<sup>114</sup> +20 +5t <sub>CYCP</sub>	ns
SCS↑→SCK↓ setup time	tcsse		3tcycp+15	-	3tcycp+15	-	ns
SCK↑→SCS↓ hold time	t <sub>CSHE</sub>	External	0	-	0	-	ns
SCS deselect time	tcsde	shift clock operation	3tcycp+15	-	3tcycp+15	-	ns
SCS↑→SOT delay time	t <sub>DSE</sub>		-	25	-	25	ns
SCS↓→SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns

### Notes:


- toyop indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .


Document Number: 002-04980 Rev. \*D

S6E2C Series Datasheet

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]









# When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Cumbal	Conditions	Vcc <	4.5V	Vcc≥	4.5V	Unit
Farameter	Symbol		Min	Max	Min	Max	Ullit
SCS↓→SCK↓ setup time	tcssı	Internal shift - clock operation	<sup>115</sup> -20	<sup>115</sup> +0	<sup>115</sup> -20	<sup>115</sup> +0	ns
SCK↑→SCS↓ hold time	t <sub>CSHI</sub>		<sup>116</sup> +0	<sup>116</sup> +20	<sup>116</sup> +0	<sup>116</sup> +20	ns
SCS deselect time	t <sub>CSDI</sub>		<sup>117</sup> -20 +5tcycp	<sup>117</sup> +20 +5t <sub>CYCP</sub>	<sup>117</sup> -20 +5tcycp	<sup>117</sup> +20 +5t <sub>CYCP</sub>	ns
SCS↑→SCK↑ setup time	tcsse		3tcycp+15	-	3tcycp+15	-	ns
$SCK\downarrow \rightarrow SCS\downarrow$ hold time	t <sub>CSHE</sub>	External	0	Ī	0	-	ns
SCS deselect time	tcsde	shift clock	3tcycp+15	-	3tcycp+15	-	ns
SCS↑→SOT delay time	t <sub>DSE</sub>	operation	-	40	-	40	ns
SCS↓→SOT delay time	t <sub>DEE</sub>		0	-	0	-	ns


### Notes:

- teyer indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 pF$ .

CSSU bit valuexserial chip select timing operating clock cycle [ns]
 CSHD bit valuexserial chip select timing operating clock cycle [ns]
 CSDS bit valuexserial chip select timing operating clock cycle [ns]










# External Clock (EXT = 1): When in Asynchronous Mode Only

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter		Condition	Min	Max	Oilit	Remarks	
Serial clock L pulse width	tslsh		tcycp + 10	-	ns		
Serial clock H pulse width	tshsl	0 00 5	tcycp + 10	-	ns		
SCK fall time	t⊧	C <sub>L</sub> = 30 pF	-	5	ns		
SCK rise time	t <sub>R</sub>		-	5	ns		






# 12.4.13 External Input Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Parameter	Symbol	Pili Naille	Conditions	Min	Max	Ullit	Remarks
		ADTGx					A/D converter trigger input
		FRCKx - 2tcycp		2t <sub>CYCP</sub> 118	-	ns	Free-run timer input clock
		ICxx	]				Input capture
Input pulse	4 4	DTTIxX	-	2tcycp <sup>118</sup>	-	ns	Waveform generator
width	UNH, UNL	INTO0 to INT31,		2t <sub>CYCP</sub> + 100 <sup>118</sup>	ı	ns	External interrupt,
	NMIX	-	500 <sup>119</sup>	-	ns	NMI	
		WKUPx	-	500 <sup>120</sup>	-	ns	Deep standby wake up




toycop indicates the APB bus clock cycle time except stop when in Stop mode, in Timer mode. For more information about the APB bus number to which the A/D converter, multi-function timer, and external interrupt are connected, see 1 Block Diagram in this data sheet.
 When in Stop mode, in Timer mode
 When in Deep Standby RTC mode, in Deep Standby Stop mode



## 12.4.14 Quadrature Position/Revolution Counter Timing

(V<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V,  $T_A$  = -40°C to +105°C)


Parameter	Cumbal	Conditions	Valu	ie	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t <sub>AHL</sub>	-			
AIN pin L width	t <sub>ALL</sub>	-			
BIN pin H width	t <sub>BHL</sub>	-			
BIN pin L width	t <sub>BLL</sub>	-			
BIN rise time from	tauru	PC_Mode2 or			
AIN pin H level	taubu	PC_Mode3			
AIN fall time from	t <sub>BUAD</sub>	PC_Mode2 or			
BIN pin H level	IBUAD	PC_Mode3			
BIN fall time from	t <sub>ADBD</sub>	PC_Mode2 or			
AIN pin L level	LADBD	PC_Mode3			
AIN rise time from	t <sub>BDAU</sub>	PC_Mode2 or			
BIN pin L level	IBDAU	PC_Mode3			
AIN rise time from	t <sub>BUAU</sub>	PC_Mode2 or	2tcycp <sup>121</sup>	_	ns
BIN pin H level	LBUAU	PC_Mode3	2.0101		1.0
BIN fall time from	taubd	PC_Mode2 or			
AIN pin H level	LAUBD	PC_Mode3			
AIN fall time from	t <sub>BDAD</sub>	PC_Mode2 or			
BIN pin L level	GDAD	PC_Mode3			
BIN rise time from	t <sub>ADBU</sub>	PC_Mode2 or			
AIN pin L level	VADB0	PC_Mode3			
ZIN pin H width	tzhl	QCR: CGSC = 0			
ZIN pin L width	tzll	QCR: CGSC = 0			
AIN/BIN rise and fall time	t <sub>ZABE</sub>	QCR: CGSC = 1			
from determined ZIN level	*ZAUL				
Determined ZIN level from	t <sub>ABEZ</sub>	QCR: CGSC = 1			
AIN/BIN rise and fall time	3.522				





Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 153 of 200

 $<sup>^{121}</sup>$  t<sub>CYCP</sub> indicates the APB bus clock cycle time except when in Stop mode, in Timer mode. For more information about the APB bus number to which the quadrature position/revolution counter is connected, see 1. Block Diagram in this data sheet.











## 12.4.15 I2C Timing

## Standard-Mode, Fast-Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Downwater.	Cumbal	Conditions	Standard	d-Mode	Fast-	Mode	Unit	Domonileo
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	thdsta		4.0	-	0.6	-	μs	
SCL clock L width	t <sub>LOW</sub>		4.7	-	1.3	-	μs	
SCL clock H width	tніgн	C <sub>L</sub> = 30 pF, R = (Vp/I <sub>OL</sub> ) <sup>122</sup>	4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	tsusта		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45 <sup>123</sup>	0	0.9124	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	t <sub>SUDAT</sub>		250	1	100	1	ns	
Stop condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	tsusто		4.0	ı	0.6	ı	μs	
Bus free time between "Stop condition" and "START condition"	t <sub>BUF</sub>		4.7	ı	1.3	ı	μs	
		2 MHz ≤ t <sub>CYCP</sub> <40 MHz	2 tcycp <sup>125</sup>	ı	2 t <sub>CYCP</sub> <sup>125</sup>	ı	ns	
Noise filter	ton	40 MHz ≤ tcycp <60 MHz	4 tcycp <sup>125</sup>	-	4 tcycp <sup>125</sup>	-	ns	126
Noise liller	tsp ·	60 MHz ≤ tcycp <80 MHz	6 t <sub>CYCP</sub> <sup>125</sup>	-	6 tcycp <sup>125</sup>	-	ns	
		80 MHz ≤ t <sub>CYCP</sub> ≤100 MHz	8 tcycp <sup>125</sup>	-	8 t <sub>CYCP</sub> <sup>125</sup>	-	ns	

<sup>122</sup> R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

<sup>123</sup> The maximum t<sub>HDDT</sub> must not extend beyond the low period (t<sub>LOW</sub>) of the device's SCL signal.
124 Fast-mode l²C bus device can be used on a Standard-mode l²C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns.
125 t<sub>CYCP</sub> is the APB bus clock cycle time. For more information about the APB bus number to which the l²C is connected, see 1.Block Diagram in this data sheet. When using Standard-mode, the peripheral bus clock must be set more than 2 MHz.

When using Fast-mode, the peripheral bus clock must be set more than 8 MHz.


126 The noise filter time can be changed by register settings. Change the number of the noise filter steps according to the APB bus clock frequency.



# Fast mode Plus (Fm+)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	Fast mode F	Plus (Fm+) <sup>127</sup>	Unit	Remarks
i didilictor	Cymbol	Ooriditions	Min	Max	7	Remarks
SCL clock frequency	f <sub>SCL</sub>		0	1000	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	thdsta		0.26	-	μs	
SCL clock L width	t <sub>LOW</sub>		0.5	-	μs	
SCL clock H width	tніgн		0.26	-	μs	
SCL clock frequency	<b>t</b> susta		0.26	-	μs	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HDDAT</sub>	$C_L = 30 \text{ pF},$ $R = (Vp/I_{OL})^{128}$	0	0.45 <sup>129, 130</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		50	-	ns	
Stop condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	tsusто		0.26	-	μs	
Bus free time between "Stop condition" and "START condition"	t <sub>BUF</sub>		0.5	-	μs	
Noise filter	tsp	60 MHz ≤ t <sub>CYCP</sub> <80 MHz	6 tcycp <sup>131</sup>	-	ns	132
TYOISE IIICI	LOP .	80 MHz ≤ t <sub>CYCP</sub> ≤100 MHz	8 tcycp <sup>131</sup>	-	ns	



<sup>127</sup> When using fast mode plus (Fm+), set the I/O pin to the mode corresponding to I2C Fm+ in the EPFR register. See Chapter 12: I/O Port in FM4 Family Peripheral Manual Main Part (002-04856) for the details.

<sup>128</sup> R and CL represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and  $l_{OL}$  indicates  $V_{OL}$  guaranteed current.

129 The maximum thorn must not extend beyond the low period (t<sub>LOW</sub>) of the device's SCL signal.

<sup>130</sup> The Fast mode I<sup>2</sup>C bus device can be used on a Standard-mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns.

<sup>131</sup> toyon is the APB bus clock cycle time. For more information about the APB bus number to which the I2C is connected, see 1 Block Diagram in this data sheet. To use fast mode plus (Fm+), set the peripheral bus clock at 64 MHz or more.

The noise filter time can be changed by register settings. Change the number of the noise filter steps according to the APB bus clock frequency.



## 12.4.16 SD Card Interface Timing

## **Default-Speed mode**

■ Clock CLK (All values are referenced to V<sub>IH</sub> and V<sub>IL</sub> transition points)

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$ 


Parameter	Symbol	Pin Name	Conditions	Val	ue	Remarks
Farameter	Syllibol	Fill Name	Conditions	Min	Max	Kelliaiks
Clock frequency Data Transfer mode	f <sub>PP</sub>	S_CLK		0133	25	MHz
Clock frequency Identification mode	f <sub>OD</sub>	S_CLK	C <sub>CARD</sub> ≤ 10 pF	0133/100	400	kHz
Clock low time	t <sub>WL</sub>	S_CLK	(1card)	10	-	ns
Clock high time	t <sub>WH</sub>	S_CLK	(Toald)	10	-	ns
Clock rise time	t <sub>TLH</sub>	S_CLK		-	10	ns
Clock fall time	t <sub>THL</sub>	S_CLK		-	10	ns

■ Card Inputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Conditions	Va	Remarks	
Parameter	Syllibol	Fili Naille		Min	Max	Remarks
Input set-up time	tısu	S_CMD, S_DATA3: 0	C <sub>CARD</sub> ≤ 10 pF	5	-	ns
Input hold time	tıн	S_CMD, S_DATA3: 0	(1card)	5	-	ns

■ Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol Pin Name	Pin Name	Conditions	Va	Remarks	
Farameter	Syllibol	FIII Naille	Conditions	Min	Max	Remarks
Output Delay time during Data Transfer mode	todly	S_CMD, S_DATA3: 0	C <sub>CARD</sub> ≤ 40 pF	0	14	ns
Output Delay time during Identification mode	todly	S_CMD, S_DATA3: 0	(1card)	0	50	ns



### Notes:

 The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the Host.

<sup>133 0</sup> Hz means to stop the clock. The given minimum frequency range is for cases where a continuous clock is required.



 For more information about clock frequency (f<sub>PP</sub>), see Chapter 15: SD card Interface in FM4 Family Peripheral Manual Main Part (002-04856).

# High-speed mode

■ Clock CLK (All values are referred to V<sub>IH</sub> and V<sub>IL</sub>)

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$ 


Parameter	Symbol	Pin Name	Conditions	Va	lue	Remarks
Farameter	Syllibol	FIII Name	Conditions	Min	Max	Remains
Clock frequency Data Transfer mode	f <sub>PP</sub>	S_CLK	0 110	0	50	MHz
Clock low time	tw∟	S_CLK	C <sub>CARD</sub> ≤ 10 pF	7	-	ns
Clock high time	twн	S_CLK		7	-	ns
Clock rise time	t <sub>TLH</sub>	S_CLK	(1card)	-	3	ns
Clock fall time	t <sub>THL</sub>	S_CLK		-	3	ns

■ Card Inputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Conditions	Va	Remarks	
Farameter	Syllibol	FIII Name	Conditions	Min	Max	Remarks
Input set-up time	tısu	S_CMD, S_DATA3: 0	C <sub>CARD</sub> ≤ 10 pF	6	-	ns
Input hold time	tıн	S_CMD, S_DATA3: 0	(1card)	2	-	ns

■ Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Remarks
Farameter	Syllibol	FIII Name	Conditions	Min	Max	Remarks
Output delay time during data transfer mode	todly	S_CMD, S_DATA3: 0	C <sub>L</sub> ≤ 40 pF (1card)	0	14	ns
Output hold time	t <sub>OH</sub>	S_CMD, S_DATA3: 0	C <sub>L</sub> ≥ 15 pF (1card)	2.5	1	ns
Total system capacitance for each line <sup>134</sup>	CL	-	1card	-	40	pF



Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 158 of 200

<sup>&</sup>lt;sup>134</sup> In order to satisfy severe timing, host shall drive only one card.



## Notes:

- The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this
  model is the Host.
- For more information about clock frequency (fPP), see Chapter 15: SD card Interface in FM4 Family Peripheral Manual Main Part (002-04856).


# 12.4.17 ETM/ HTM Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Va	ue	Unit	Remarks	
Farameter	Symbol	Fill Name	Conditions	Min	Max	Oiii	Remarks	
Data hold t <sub>ETMH</sub>	TRACECLK,	V <sub>CC</sub> ≥ 4.5V	2	9	ns			
	LEIMH	TRACED[15: 0]	V <sub>CC</sub> <4.5V	2	15			
TRACECLK	4.4		V <sub>CC</sub> ≥ 4.5V		50	MHz		
frequency	1/t <sub>TRACE</sub>	TDAGEGLIA	Vcc <4.5V		32	MHz		
TRACECLK	t <sub>TRACE</sub>	TRACECLK	V <sub>CC</sub> ≥ 4.5V	20	ı	ns		
clock cycle			V <sub>CC</sub> <4.5V	31.25	-	ns		

### Note:

- When the external load capacitance  $C_L = 30 pF$ .






# 12.4.18 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Name	Conditions	Min	Max	Ollit	Remarks
TMS, TDI setup time		TCK,	V <sub>CC</sub> ≥ 4.5V	15	-	ns	
	<b>t</b> JTAGS	TMS, TDI	V <sub>CC</sub> <4.5V				
TMS, TDI hold time	t	TCK,	V <sub>CC</sub> ≥ 4.5V	15	-	ns	
TWO, TOTTION WITE	<b>t</b> jtagh	TMS, TDI	V <sub>CC</sub> <4.5V				
TDO delessitions		TCK,	V <sub>CC</sub> ≥ 4.5V	-	25		
TDO delay time	<b>t</b> JTAGD	TDO	Vcc <4.5V	-	45	ns	

## Note:

When the external load capacitance C<sub>L</sub> = 30 pF.






## 12.4.19 Ethernet-MAC Timing

# RMII Transmission (100 Mbps/10 Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V<sup>135</sup>, V<sub>SS</sub> = 0V,  $C_L$  = 25 pF)

Parameter	Symbol	Pin Name	Conditions	Va	Unit	
Farameter	Syllibol	Fill Name	Conditions	Min Max		Ullit
Reference clock cycle time <sup>136</sup>	trefcyc	E_RXCK_REFCK	20 ns (typical)	-	-	ns
Reference clock High-pulse-width duty cycle	trefcych	E_RXCK_REFCK	trefcych/trefcyc	35	65	%
Reference clock Low-pulse-width duty cycle	t <sub>REFCYCL</sub>	E_RXCK_REFCK	t <sub>REFCYCL</sub> /t <sub>REFCYC</sub>	35	65	%
Transmitted data → REFCK ↑ delay time	t <sub>RMIITX</sub>	E_TX03, E_TX02, E_TX01, E_TX00, E_TXEN	-	-	12	ns




When ETHV = 4.5V to 5.5V, it is recommended to add a series resistor at the output pin to suppress the output current.
 The reference clock is fixed to 50 MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.



# RMII Receiving (100 Mbps/10 Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V,  $V_{SS}$  = 0V,  $C_L$  = 25 pF)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit
Farameter	Syllibol	Fill Name	Conditions	Min	Max	Ullit
Reference clock cycle time <sup>137</sup>	t <sub>REFCYC</sub>	E_RXCK_REFCK	_RXCK_REFCK 20 ns (typical)		-	ns
Reference clock High-pulse-width duty cycle	trefcych	E_RXCK_REFCK	CK trefcych/trefcyc		65	%
Reference clock Low-pulse-width duty cycle	t <sub>REFCYCL</sub>	E_RXCK_REFCK	t <sub>REFCYCL</sub> /t <sub>REFCYC</sub>	35	65	%
Received data → REFCK↑ Setup time	t <sub>RMIIRXS</sub>	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	4	-	ns
Received data → REFCK ↑ Hold time	t <sub>RMIIRXH</sub>	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns



Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 162 of 200


<sup>&</sup>lt;sup>137</sup> The reference clock is fixed to 50 MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.



# **Management Interface**

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V,  $V_{SS}$  = 0V,  $C_L$  = 25 pF)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
Farameter	Syllibol	Fill Name	Conditions	Min	Max	Oill
Management clock cycle time <sup>138</sup>	t <sub>MDCYC</sub>	E_MDC -		400	-	ns
Management clock High pulse width duty cycle	tмдсусн	E_MDC	MDC twdcych/twdcyc		65	%
Management clock Low pulse width duty cycle	t <sub>MDCYCL</sub>	E_MDC	t <sub>MDCYCL</sub> /t <sub>MDCYC</sub>	35	65	%
MDC ↓ → MDIO Delay time	t <sub>MDO</sub>	E_MDIO	-	ı	60	ns
MDIO → MDC ↑ Setup time	t <sub>MDIS</sub>	E_MDIO	-	20	-	ns
MDC ↑ → MDIO Hold time	t <sub>MDIH</sub>	E_MDIO	-	0	-	ns




 $<sup>^{138}</sup>$  The clock time should be set to a value greater than the minimum value by setting the Ethernet-MAC setting register.



# MII Transmission (100 Mbps/10 Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to  $5.5V^{139}$ ,  $V_{SS} = 0V$ ,  $C_L = 25$  pF)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit
Parameter	Syllibol	Pili Naille	Conditions	Min	Max	Ullit
Transmission clock Cycle time <sup>140</sup>	4	F TOV	100 Mbps 40 ns (typical)	-	-	ns
	ttxcyc	E_TCK	100 Mbps 400 ns (typical)	-	-	ns
Transmission clock High-pulse-width duty cycle	tтхсүсн	E_TCK	tтхсүсн/tтхсүс	35	65	%
Transmission clock Low-pulse-width duty cycle	t <sub>TXCYCL</sub>	E_TCK	t <sub>TXCYCL</sub> /t <sub>TXCYC</sub>	35	65	%
TXCK ↑ → Transmitted data delay time	tміітх	E_TX03, E_TX02, E_TX01, E_TX00, E_TXEN	-	-	24	ns




When ETHV = 4.5V to 5.5V, it is recommended to add a series resistor at the output pin to suppress the output current.
 The transmission clock is fixed to 25 MHz or 2.5 MHz in the MII specifications. The clock accuracy should meet the PHY-device specifications.



# MII Receiving (100 Mbps/10 Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V,  $V_{SS}$  = 0V,  $C_L$  = 25 pF)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit
Parameter	Symbol	Pili Naille	Conditions	Min	Max	Ullit
Receiving clock	4	E DVOK BEECK	100 Mbps 40 ns (typical)	-	-	ns
cycle time <sup>141</sup>	trxcyc	E_RXCK_REFCK	100 Mbps 400 ns (typical)	-	-	ns
Receiving clock High pulse width duty cycle	trxcych	E_RXCK_REFCK trxcych/trxcyc		35	65	%
Receiving clock Low pulse width duty cycle	t <sub>RXCYCL</sub>	E_RXCK_REFCK	t <sub>RXCYCL</sub> /t <sub>RXCYC</sub>	35	65	%
Received data → REFCK ↑Setup time	t <sub>MIIRXS</sub>	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	5	-	ns
REFCK ↑ → Received data Hold time	tміікхн	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns



<sup>&</sup>lt;sup>141</sup> The reference clock is fixed to 50 MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.



## 12.4.20 I2S Timing

# **Master Mode Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Pin Name Conditions		ue	Unit	Remarks
Parameter	Syllibol	FIII Name	Conditions	Min	Max	Ollit	Remarks
Output frequency	f <sub>MCYC</sub>	I2SCK	-	-	12.288	MHz	
Output clock pulse width	t <sub>MHW</sub>	I2SCK		45	55	%	
	t <sub>MLW</sub>	123CK	_	45	55	%	
I2SCK→I2SWS delay time	t <sub>DFS</sub>	I2SCK, I2SWS	-	0	24.0	ns	
I2SCK→I2SDO delay time <sup>142</sup>	t <sub>DDO</sub>	I2SCK, I2SDO	-	0	24.0	ns	
I2SDI→I2SCK setup time	t <sub>HSDI</sub>	I2SCK,	-	25.0	-	ns	
I2SDI→I2SCK hold time	t <sub>HDJ</sub>	I2SDI	-	0	-	ns	
Input signal rise time	t <sub>FI</sub>	I2SDI	-	-	5	ns	
Input signal fall time	t <sub>FI</sub>	12301	-	-	5	ns	


### Notes:

- When the external load capacitance C<sub>L</sub> = 20 pF
- When I2SWS = 48 kHz, I2MCLK = 256 × I2SWS
   Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz.
   See Chapter 7-2: I<sup>2</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details.

Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 166 of 200


<sup>142</sup> Except for the first bit of transmission frame





### Note:

 See Chapter 7-2: I<sup>2</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details of CPOL, FSPH, FSLIN, and SMPL.





# **Slave Mode Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Pin Name	Conditions	Val	ue	Unit	Remarks
Parameter	Syllibol	Pili Naille	Conditions	Min	Max	Offic	Remarks
Input frequency	fscyc	I2SCK	-	•	12.288	MHz	
Input clock pulse width	<b>t</b> shw	I2SCK		45	55	%	
	tslw	12301	_	45	55	%	
I2SWS→I2SCK Setup time	tsfi	I2SCK, I2SWS	-	8	-	ns	
I2SWS→I2SCK Hold time	t <sub>HFI</sub>	I2SCK, I2SWS	-	0	-	ns	
I2SCK ↑ →I2SDO Delay time <sup>143</sup>	t <sub>DDO</sub>	135CK 135DO	-	0	32	ns	
I2SCK ↑ →I2SDO Delay Time <sup>144</sup>	t <sub>DFB1</sub>	I2SCK, I2SDO	-	0	32	ns	
I2SDI→I2SCK ↓ Setup time	tsDI	I2SCK, I2SDI	-	8	-	ns	
I2SDI→I2SCK↓ Hold time	t <sub>HDI</sub>	1230K, 123DI	-	0	-	ns	
Input signal rise time	t <sub>FI</sub>	I2SCK,	-	_	5	ns	
Input signal fall time	t <sub>FI</sub>	I2SWS, I2SDI	-	-	5	ns	

### Notes:

- When the external load capacitance C<sub>L</sub> = 20 pF
- When I2SWS = 48 kHz, I2MCLK = 256 × I2SWS Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz. See Chapter 7-2: I<sup>2</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details.


 $<sup>^{143}</sup>$  Except for the first bit of transmission frame  $^{144}$  When FSPH bit = 1.





### Notes:

- See Chapter 7-2: I<sup>2</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details of FSPH, FSLN, SMPL
- I2SCK input is selectable polarity by CPOL bit of CNTREG register






# **I2SMCLK Input Characteristics**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Name	Conditions	Min	Max	Offic	Remarks
Input frequency	f <sub>CHS</sub>	I2SMCK	-	-	25	MHz	
Input clock cycle	tcylhs	-	-	40	-	ns	
Input clock pulse width	-	-	Pwhs/tcylhs Pwls/tcylhs	45	55	%	When using external clock
Input clock rise time and fall time	t <sub>CFS</sub>	ı	-	-	5	ns	When using external clock



# **I2SMCLK Output Characteristics**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol			Min	Max	Oiii	Remarks	
Output frequency	fcнs	I2SMCK	-	-	12.288	MHz		



## 12.4.21 High-Speed Quad SPI Timing


 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks	
r ai ailletei	Symbol	Fill Name	Conditions	Min	Max	Offic		
Serial clock frequency	tsсусм	Q_SCK_0	$C_L = 15 \text{ pF},$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	-	66	MHz	When RTM = 1 and mode = 0, 1, 3	
			C <sub>L</sub> = 30 pF	-	50	MHz	When RTM = 1 and mode = 2 or RTM = 0 and mode = 0, 1, 2, 3	
Enabled CS→ CLK Starting Time (mode0/mode2)	toslsko2	Q_SCK_0, Q_CS0_0, Q_CS1_0, Q_CS2_0		1.5 × t <sub>SCYCM</sub> - 5	1	ns		
Enabled CS→ CLK Starting Time (mode1/mode3)	toslsk13		C <sub>L</sub> = 30 pF	tscycm - 5	-	ns		
CLK Last→ Disabled CS Time (mode0/mode2)	t <sub>OSKSL02</sub>			tscycm	-	ns		
CLK Last→ Disabled CS Time (mode1/mode3)	tosksl13			1.5×tscycм	-	ns		
SIO Data output time	tosdat		$C_L = 15 \text{ pF},$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0	5	ns		
Sio Bata Gatpat timo			C <sub>L</sub> = 30 pF	0	5			
SIO Setup	un tecer	Q_SCK_0, Q_IO0_0, Q_IO1_0, Q_IO2_0, Q_IO3_0		3	-	ns	When RTM = 1 and mode = 0, 1, 3	
			C <sub>L</sub> = 30 pF	10	-		When RTM = 1 and mode = 2 or RTM = 0 and mode = 0, 1, 2, 3	
SIO Hold	tsdhold	]	C <sub>L</sub> = 30 pF	0.5×tscycм	-	ns		

### Notes:

- See Chapter 8-3: High-Speed Quad SPI controller in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the detail of RTM mode.
- When using High-Speed Quad SPI, please set PDSR register to set the pin drive capability for
   Vcc = 3V. See Chapter 12: I/O Port in FM4 Family Peripheral Manual Main Part (002-04856) for the details.







#### 12.5 12-bit A/D Converter

## **Electrical Characteristics for the A/D Converter**

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V)$ 

		Pin		Value		Remarks	
Parameter	Symbol	Name	Min Typ		Max		
Resolution	-	-	-	-	12	bit	
Integral nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	
Differential nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	AVRH
Zero transition voltage	Vzt	ANxx	- 15	-	+ 15	mV	= 2.7V to 5.5V
Full-scale transition	V <sub>FST</sub>	ANxx	AVRH – 15	-	AVRH + 15	mV	- 2.7 V to 5.5 V
voltage			AVcc - 15	-	AVcc + 15	mV	
Conversion time	-	_	0.5 <sup>145</sup>	-	-	μs	AV <sub>CC</sub> ≥ 4.5V
Sampling time <sup>146</sup>	ts		0.15	-	10	μs	AV <sub>CC</sub> ≥ 4.5V
Camping time	13		0.3	-	10	μο	AVcc < 4.5V
Commons alsolversals 147			25	-	1000		AV <sub>CC</sub> ≥ 4.5V
Compare clock cycle <sup>147</sup>	t <sub>CCK</sub>	-	50	-	1000	ns	AV <sub>CC</sub> < 4.5V
State transition time to operation permission	<b>t</b> stt	-	-	-	1.0	μs	
Power supply current	-	AVCC	-	0.69	0.92	mA	A/D 1 unit operation
(analog + digital)			-	1.3	22	μΑ	When A/D stop
Reference power supply current (AVRH)	-	AVRH	-	1.1	1.97	mA	A/D 1 unit operation AVRH = 5.5V
			-	0.3	6.3	μΑ	When A/D stop
Analog input capacity	CAIN	-	-	-	12.05	pF	
A 1 ' 1 '1					1.2	- 0	AV <sub>CC</sub> ≥ 4.5V
Analog input resistance	RAIN	-	-	-	1.8	kΩ	AVcc < 4.5V
Interchannel disparity	-	-	-	•	4	LSB	
Analog port input leak current	-	ANxx	1	ı	5	μΑ	
Analog input voltage	-	ANxx	AVss	•	AVRH	V	
			AVss	_	AVcc	V	
Reference voltage	-	AVRH	4.5	-	AVcc	٧	Tcck <50 ns
			2.7	-	AV <sub>CC</sub>	V	Tcck ≥ 50 ns
	-	AVRL	AVss	-	AVss	V	

<sup>&</sup>lt;sup>145</sup> The conversion time is the value of sampling time (t<sub>S</sub>) + compare time (t<sub>C</sub>).

The condition of the minimum conversion time is when the value of T<sub>s</sub> = 150 ns and T<sub>c</sub> = 350 ns (AV<sub>CC</sub> ≥ 4.5V). Ensure that it satisfies the value of sampling time (t<sub>s</sub>) and compare clock cycle (tcck).


For setting of sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM4 Family Peripheral Manual Analog Macro Part (002-04860). The register setting of the A/D converter is reflected by the APB bus clock timing. For more information about the APB bus number to which the A/D converter is connected, see 1 Block Diagram in this data sheet.

The sampling clock and compare clock are set at base clock (HCLK).

146 A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1).

147 The compare time (tc) is the value of (Equation 2).





(Equation 1)  $t_S \ge (R_{AIN} + R_{ext}) \times C_{AIN} \times 9$ 

ts: Sampling time

R<sub>AIN</sub>: Input resistance of A/D =  $1.2 \text{ k}\Omega$  at  $4.5 \text{V} \le \text{AV}_{\text{CC}} \le 5.5 \text{V}$ 

Input resistance of A/D = 1.8 k $\Omega$  at 2.7V  $\leq$  AV<sub>CC</sub> < 4.5V

C<sub>AIN</sub>: Input capacity of A/D = 12.05 pF at  $2.7V \le AV_{CC} \le 5.5V$ 

Rext: Output impedance of external circuit

(Equation 2)  $t_C = t_{CCK} \times 14$ 

t<sub>C</sub>: Compare time

tcck: Compare clock cycle



### **Definition of 12-bit A/D Converter Terms**


■ Resolution: Analog variation that is recognized by an A/D converter.

■ Integral nonlinearity: Deviation of the line between the zero-transition point

 $(0b0000000000000 \longleftrightarrow 0b000000000000)$  and the full-scale transition point  $(0b111111111110 \longleftrightarrow 0b11111111111)$  from the actual conversion characteristics.

■ Differential nonlinearity: Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral nonlinearity of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 $V_{ZT}$ : Voltage at which the digital output changes from 0x000 to 0x001. V<sub>FST</sub>: Voltage at which the digital output changes from 0xFFE to 0xFFF. V<sub>NT</sub>: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



# 12.6 12-bit D/A Converter

# **Electrical Characteristics for the D/A Converter**

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$ 

Parameter	Symbol	Pin		Value		Unit	Remarks	
Parameter	Symbol	Name	Min	Тур	Max	Ullit	Remarks	
Resolution	-		-	-	12	bit		
0	t <sub>C20</sub>		0.56	0.69	0.81	μs	Load 20 pF	
Conversion time	t <sub>C100</sub>		2.79	3.42	4.06	μs	Load 100 pF	
Integral nonlinearity <sup>148</sup>	INL		- 16	-	+ 16	LSB		
Differential nonlinearity <sup>148</sup>	DNL	DAx	- 0.98	-	+ 1.5	LSB		
Output voltage offset	Voff		-	-	+ 10	mV	When setting 0x000	
			- 20.0	-	+ 1.4	mV	When setting 0xFFF	
Analog output	D-		3.10	3.80	4.50	kΩ	D/A operation	
impedance	Ro		2.0	-	-	МΩ	When D/A stop	
Power supply current <sup>148</sup>	y current <sup>148</sup> IDDA		260	330	410	μs	D/A 1ch operation AV <sub>CC</sub> = 3.3V	
			400	510	620	μs	D/A 1ch operation AV <sub>CC</sub> = 5.0V	
	IDSA		_	_	14	us	When D/A stop	

Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 176 of 200

<sup>&</sup>lt;sup>148</sup> During no load




### 12.7 USB Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, USBV_{CC}0 = USBV_{CC}1 = 3.0V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V)$ 

Parameter		Symbol	Pin	Conditions	Value		Unit	Reference
		Syllibol	Name	Conditions	Min	Max	Oiii	Reference
	Input H level voltage	V <sub>IH</sub>		-	2.0	USBVcc + 0.3	٧	1
Imm. of	Input L level voltage	V <sub>IL</sub>		-	V <sub>SS</sub> - 0.3	0.8	V	1
Input characteristics	Differential input sensitivity	V <sub>DI</sub>		-	0.2	-	V	2
	Different common Mode range			-	0.8	2.5	V	2
	Output H level voltage	Vон	UDP0/	External pull- down resistance = 15 kΩ	2.8	3.6	V	3
	Output L level voltage	VoL	UDM0, UDP1/ UDM1	External pull-up resistance = 1.5 kΩ	0.0	0.3	٧	3
Output	Crossover voltage V <sub>CRS</sub>			-	1.3	2.0	V	4
characteristics	Rise time	t <sub>FR</sub>		Full-Speed	4	20	ns	5
	Fall time t <sub>FF</sub>			Full-Speed	4	20	ns	5
	Rise/fall time matching	t <sub>FRFM</sub>		Full-Speed	90	111.11	%	5
	Output impedance	Z <sub>DRV</sub>		Full-Speed	28	44	Ω	6
	Rise time	t <sub>LR</sub>		Low-Speed	75	300	ns	7
	Fall time	t <sub>LF</sub>		Low-Speed	75	300	ns	7
	Rise/fall time matching	t <sub>LRFM</sub>		Low-Speed	80	125	%	7


### References:

- 1: The switching threshold voltage of the single-end-receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8V,  $V_{IH}$  (Min) = 2.0V (TTL input standard).
  - There is some hysteresis applied to lower noise sensitivity.
- 2: Use differential-receiver to receive USB differential data signal. Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8V to 2.5V to the local ground reference level.
  - Above voltage range is the common mode input voltage range.






- 3: The output drive capability of the driver is below 0.3V at low state ( $V_{OL}$ ) (to 3.6V and 1.5 k $\Omega$  load), and 2.8V or above (to the VSS and 1.5 k $\Omega$  load) at high state ( $V_{OH}$ ).
- 4: The cross voltage of the external differential output signal (D +/D -) of USB I/O buffer is within 1.3V to 2.0V.




5: They indicate rise time (t<sub>RISE</sub>) and fall time (t<sub>FALL</sub>) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, t<sub>R</sub>/t<sub>F</sub> ratio is regulated as within ± 10% to minimize RFI emission.






6: USB Full-speed connection is performed via twisted-pair cable shield with  $90\Omega \pm 15\%$  characteristic impedance (differential mode).

USB standard defines that the output impedance of the USB driver must be in the range from 28  $\Omega$  to 44  $\Omega$ . So, a discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with 25  $\Omega$  to 30  $\Omega$  (recommended value 27  $\Omega$ ) series resistor Rs.



7: They indicate rise time (t<sub>RISE</sub>) and fall time (t<sub>FALL</sub>) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




### Note:


- See Low-Speed Load (Compliance Load) for conditions of external load.




Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



**Low-Speed Load (Compliance Load)** 





## 12.8 Low-Voltage Detection Characteristics

## 12.8.1 Low-Voltage Detection Reset

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farailletei	Syllibol	Conditions	Min	Тур	Max	Oilit	Remarks
Detected voltage	VDL	-	2.46	2.55	2.64	V	When voltage drops
Released voltage	VDH	-	2.51	2.60	2.69	V	When voltage rises

## 12.8.2 Interrupt of Low-Voltage Detection

Parameter	Symbol	Conditions		Value		Unit	Remarks
- unumotor	- Cymbol	Contaitions	Min	Тур	Max	01110	
Detected voltage	VDL		2.80	2.90	3.00	V	When voltage drops
<b>-</b>		SVHI = 00111					When voltage
Released voltage	VDH		2.90	3.00	3.11	V	rises
Detected voltage	VDL		2.99	3.10	3.21	V	When voltage
		SVHI = 00100		00	0.2.	-	drops When voltage
Released voltage	VDH		3.09	3.20	3.31	V	rises
Detected valters	VDL		2.40	2.20	2.40	V	When voltage
Detected voltage	VDL	SVHI = 01100	3.18	3.30	3.42	V	drops
Released voltage	VDH	01111 - 01100	3.28	3.40	3.52	V	When voltage
<u> </u>							rises When voltage
Detected voltage	VDL	0.00	3.67	3.80	3.93	V	drops
Released voltage	VDH	SVHI = 01111	3.76	3.90	4.04	V	When voltage
Neleased Voltage	VDIT		3.70	3.90	4.04	· ·	rises
Detected voltage	VDL		3.76	3.90	4.04	V	When voltage
-		SVHI = 01110					drops When voltage
Released voltage	VDH		3.86	4.00	4.14	V	rises
Detected voltage	VDL		4.05	4.20	4.35	V	When voltage
Detected voltage	VDL	SVHI = 01001	7.00	7.20	4.00	V	drops
Released voltage	VDH		4.15	4.30	4.45	V	When voltage rises
D ( )	. (5)		4.45	4.00	4.45		When voltage
Detected voltage	VDL	SVHI = 01000	4.15	4.30	4.45	V	drops
Released voltage	VDH	37111 - 01000	4.25	4.40	4.55	V	When voltage
							rises When voltage
Detected voltage	VDL		4.25	4.40	4.55	V	drops
Dalagood valtage	VDH	SVHI = 11000	4 2 4	4.50	4.66	V	When voltage
Released voltage	VDH		4.34	4.50	4.66	V	rises
LVD stabilization wait					6000×t <sub>CYCP</sub>		
time	t <sub>LVDW</sub>	-	-	-	149	μs	

 $<sup>^{149}\,</sup>$   $t_{\mbox{\scriptsize CYCP}}$  indicates the APB2 bus clock cycle time.



### 12.9 MainFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$ 

В	Parameter		Value		Unit	Remarks	
P	arameter	Min	Тур	Max	Unit	Remarks	
Sector erase	Large Sector	-	0.7	3.7	s	Includes write time prior to internal erase	
time	Small Sector	-	0.3	1.1	s		
Half word (16- bit)	Write cycles < 100 times		12	100		Not including system-level overhead	
write time	Write cycles > 100 times	_	12	200	μs	time	
Chip erase time1	50	-	13.6	68	s	Includes write time prior to internal erase	

**Write Cycles and Data Retention Time** 

Erase/Write Cycles (Cycle)	Data Retention Time (Year)
1,000	20151
10,000	10 <sup>151</sup>
100,000	5 <sup>151</sup>

## 12.10 Dual Flash Memory Write/Erase Characteristics

It is the same write/erase characteristics as the MainFlash memory.

See 3.6 Dual flash mode in this product's Flash Programming Manual for the detail of dual flash mode.

<sup>150</sup> It indicates the chip erase time of 1 MB MainFlash memory

For devices with 1.5 MB or 2 MB of MainFlash memory, two erase cycles are required.

See 3.2.2 Command Operating Explanations and 3.3.3 Flash Erase Operation in this product's Flash Programming Manual for the detail.

151 This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).



## 12.11Standby Recovery Time

## 12.11.1 Recovery Cause: Interrupt/WKUP


The time from the interrupt occurring to the time of program operation start is shown.

## **Recovery Count Time**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Тур	Max <sup>152</sup>	Unit	Remarks
Sleep mode		HCL	K×1	μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		40	80	μs	
Low-speed CR Timer mode		450	900	μs	
Sub Timer mode		896	1136	μs	
RTC mode Stop mode (High-speed CR/Main/PLL Run mode return)	ticnt	316	581	μs	
RTC mode Stop mode (Low-speed CR/sub Run mode return)		270	540	μs	
Deep Standby RTC mode with RAM retention		365	667	μs	without RAM retention
Deep Standby Stop mode with RAM retention		365	667	μs	with RAM retention


## Example of Standby Recovery Operation (when in External Interrupt Recovery 153)



The maximum value depends on the built-in CR accuracy.External interrupt is set to detecting fall edge.







#### Notes:

- The return factor is different in each low-power consumption mode. See Chapter 6: Low Power Consumption mode and Operations of Standby modes in FM4 Family Peripheral Manual Main Part (002-04856).
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption mode in FM4 Family Peripheral Manual Main Part (002-04856).

Document Number: 002-04980 Rev. \*D S6E2C Series Datasheet Page 184 of 200

<sup>&</sup>lt;sup>154</sup> Depending on the standby mode, interrupt from the internal resource is not included in the recovery cause.



### 12.11.2 Recovery Cause: Reset


The time from reset release to the program operation start is shown.

## **Recovery Count Time**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Тур	Max <sup>155</sup>	Unit	Remarks
Sleep mode		155	266	μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		155	266	μs	
Low-speed CR Timer mode		315	567	μs	
Sub Timer mode	t <sub>RCNT</sub>	315	567	μs	
RTC mode Stop mode		315	567	μs	
Deep Standby RTC mode with RAM retention		336	667	μs	without RAM retention
Deep Standby Stop mode with RAM retention		336	667	μs	with RAM retention


**Example of Standby Recovery Operation (when in INITX Recovery)** 



 $<sup>^{\</sup>rm 155}\,$  The maximum value depends on the built-in CR accuracy.








#### Notes:

- The return factor is different in each low power consumption mode.
   See Chapter 6: Low Power Consumption mode and Operations of Standby modes in "FM4 Family Peripheral Manual Main Part (002-04856).
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption mode in FM4 Family Peripheral Manual Main Part (002-04856).
- When the power-on reset/low-voltage detection reset, they are not included in the return factor. See 12.4.8 Power-On Reset Timing.
- In recovering from reset, CPU changes to High-speed Run mode. In the case of using the main clock and PLL clock, they
  need further main clock oscillation stabilization wait time and oscillation stabilization wait time of Main PLL clock.
- Internal resource reset indicates Watchdog reset and CSV reset.

<sup>156</sup> Depending on the low-power consumption mode, the reset issue from the internal resource is not included in the recovery cause.



## 13. Ordering Information



Part Number	Flash (MB)	RAM (KB)	USB 2.0	CAN/ CAN FD	Ethernet- MAC	Package
S6E2CC8H0AGV2000A	1	128	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	Disersia I OED
S6E2CC9H0AGV2000A	1.5	192	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	Plastic LQFP (0.5 mm pitch), 144 pin (LQS144)
S6E2CCAH0AGV2000A	2	256	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(EQC144)
S6E2CC8J0AGV2000A	1	128	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	Plastic LQFP
S6E2CC9J0AGV2000A	1.5	192	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(0.5 mm pitch), 176 pin
S6E2CCAJ0AGV2000A	2	256	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(LQP176)
S6E2CC8J0AGB1000A	1	128	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	Plastic FBGA
S6E2CC9J0AGB1000A	1.5	192	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(0.8 mm pitch), 192 pin (LBE192)
S6E2CCAJ0AGB1000A	2	256	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(LDL 192)
S6E2CC8L0AGL2000A	1	128	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	Plastic LQFP
S6E2CC9L0AGL2000A	1.5	192	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(0.4 mm pitch), 216 pin (LQQ216)
S6E2CCAL0AGL2000A	2	256	2ch	2ch/1ch	1ch (max) MII: 1ch RII: 1ch (max)	(LQQ210)
S6E2C58H0AGV2000A	1	128	2ch	2ch/1ch	N/A	Plastic • LQFP
S6E2C59H0AGV2000A	1.5	192	2ch	2ch/1ch	N/A	(0.5-mm pitch),
S6E2C5AH0AGV2000A	2	256	2ch	2ch/1ch	N/A	144 pin (LQS144)
S6E2C58J0AGV2000A	1	128	2ch	2ch/1ch	N/A	Plastic • LQFP
S6E2C59J0AGV2000A	1.5	192	2ch	2ch/1ch	N/A	(0.65-mm pitch),
S6E2C5AJ0AGV2000A	2	256	2ch	2ch/1ch	N/A	176 pin (LQP176)



Part Number	Flash (MB)	RAM (KB)	USB 2.0	CAN/ CAN FD	Ethernet- MAC	Package
S6E2C58J0AGB1000A	1	128	2ch	2ch/1ch	N/A	Plastic • LQFP
S6E2C59J0AGB1000A	1.5	192	2ch	2ch/1ch	N/A	(0.8-mm pitch),
S6E2C5AJ0AGB1000A	2	256	2ch	2ch/1ch	N/A	192 pin (LBE192)
S6E2C58L0AGL2000A	1	128	2ch	2ch/1ch	N/A	Plastic • LQFP
S6E2C59L0AGL2000A	1.5	192	2ch	2ch/1ch	N/A	(0.4-mm pitch),
S6E2C5AL0AGL2000A	2	256	2ch	2ch/1ch	N/A	216 pin (LQQ216)
S6E2C48H0AGV2000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49H0AGV2000A	1.5	192	N/A	2ch/1ch	N/A	(0.5-mm pitch),
S6E2C4AH0AGV2000A	2	256	N/A	2ch/1ch	N/A	144 pin (LQS144)
S6E2C48J0AGV2000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49J0AGV2000A	1.5	192	N/A	2ch/1ch	N/A	(0.65-mm pitch),
S6E2C4AJ0AGV2000A	2	256	N/A	2ch/1ch	N/A	176 pin (LQP176)
S6E2C48J0AGB1000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49J0AGB1000A	1.5	192	N/A	2ch/1ch	N/A	(0.8-mm pitch),
S6E2C4AJ0AGB1000A	2	256	N/A	2ch/1ch	N/A	192 pin (LBE192)
S6E2C48L0AGL2000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49L0AGL2000A	1.5	192	N/A	2ch/1ch	N/A	(0.4-mm pitch),
S6E2C4AL0AGL2000A	2	256	N/A	2ch/1ch	N/A	216 pin (LQQ216)
S6E2C38H0AGV2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39H0AGV2000A	1.5	192	2ch	N/A	N/A	(0.5-mm pitch),
S6E2C3AH0AGV2000A	2	256	2ch	N/A	N/A	144 pin (LQS144)
S6E2C38J0AGV2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39J0AGV2000A	1.5	192	2ch	N/A	N/A	(0.65-mm pitch),
S6E2C3AJ0AGV2000A	2	256	2ch	N/A	N/A	176 pin (LQP176)
S6E2C38J0AGB1000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39J0AGB1000A	1.5	192	2ch	N/A	N/A	(0.8-mm pitch),
S6E2C3AJ0AGB1000A	2	256	2ch	N/A	N/A	192 pin (LBE192)
S6E2C38L0AGL2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39L0AGL2000A	1.5	192	2ch	N/A	N/A	(0.4-mm pitch),
S6E2C3AL0AGL2000A	2	256	2ch	N/A	N/A	216 pin (LQQ216)
S6E2C28H0AGV2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29H0AGV2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.5-mm pitch), 144 pin
S6E2C2AH0AGV2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LQS144)
S6E2C28J0AGV2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29J0AGV2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.65-mm pitch), 176 pin
S6E2C2AJ0AGV2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LQP176)



Part Number	Flash (MB)	RAM (KB)	USB 2.0	CAN/ CAN FD	Ethernet- MAC	Package
S6E2C28J0AGB1000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • L QFP
S6E2C29J0AGB1000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.8-mm pitch), 192 pin
S6E2C2AJ0AGB1000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LBE192)
S6E2C28L0AGL2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29L0AGL2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.4-mm pitch), 216 pin
S6E2C2AL0AGL2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LQQ216)
S6E2C18H0AGV2000A	1	128	N/A	N/A	N/A	Plastic • LQFP
S6E2C19H0AGV2000A	1.5	192	N/A	N/A	N/A	(0.5-mm pitch),
S6E2C1AH0AGV2000A	2	256	N/A	N/A	N/A	144 pin (LQS144)
S6E2C18J0AGV2000A	1	128	N/A	N/A	N/A	Plastic · LQFP (0.65-mm pitch),
S6E2C19J0AGV2000A	1.5	192	N/A	N/A	N/A	176 pin
S6E2C1AJ0AGV2000A	2	256	N/A	N/A	N/A	(LQP176)
S6E2C18J0AGB1000A	1	128	N/A	N/A	N/A	Plastic · LQFP
S6E2C19J0AGB1000A	1.5	192	N/A	N/A	N/A	(0.8-mm pitch),
S6E2C1AJ0AGB1000A	2	256	N/A	N/A	N/A	192 pin (LBE192)
S6E2C18L0AGL2000A	1	128	N/A	N/A	N/A	Plastic · LQFP
S6E2C19L0AGL2000A	1.5	192	N/A	N/A	N/A	(0.4-mm pitch),
S6E2C1AL0AGL2000A	2	256	N/A	N/A	N/A	216 pin (LQQ216)
S6E2C48J0AGB1000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49J0AGB1000A	1.5	192	N/A	2ch/1ch	N/A	(0.8-mm pitch),
S6E2C4AJ0AGB1000A	2	256	N/A	2ch/1ch	N/A	192 pin (LBE192)
S6E2C48L0AGL2000A	1	128	N/A	2ch/1ch	N/A	Plastic • LQFP
S6E2C49L0AGL2000A	1.5	192	N/A	2ch/1ch	N/A	(0.4-mm pitch),
S6E2C4AL0AGL2000A	2	256	N/A	2ch/1ch	N/A	216 pin (LQQ216)
S6E2C38H0AGV2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39H0AGV2000A S6E2C3AH0AGV2000A	1.5 2	192 256	2ch 2ch	N/A N/A	N/A N/A	(0.5-mm pitch), 144 pin (LQS144)
S6E2C38J0AGV2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39J0AGV2000A	1.5	192	2ch	N/A	N/A	(0.65-mm pitch),
S6E2C3AJ0AGV2000A	2	256	2ch	N/A	N/A	176 pin (LQP176)
S6E2C38J0AGB1000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39J0AGB1000A	1.5	192	2ch	N/A	N/A	(0.8-mm pitch),
S6E2C3AJ0AGB1000A	2	256	2ch	N/A	N/A	192 pin (LBE192)



Part Number	Flash (MB)	RAM (KB)	USB 2.0	CAN/ CAN FD	Ethernet- MAC	Package
S6E2C38L0AGL2000A	1	128	2ch	N/A	N/A	Plastic • LQFP
S6E2C39L0AGL2000A	1.5	192	2ch	N/A	N/A	(0.4-mm pitch),
S6E2C3AL0AGL2000A	2	256	2ch	N/A	N/A	216 pin (LQQ216)
S6E2C28H0AGV2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29H0AGV2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.5-mm pitch), 144 pin (LQS144)
S6E2C2AH0AGV2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(EQS144)
S6E2C28J0AGV2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29J0AGV2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.65-mm pitch), 176 pin
S6E2C2AJ0AGV2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LQP176)
S6E2C28J0AGB1000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29J0AGB1000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.8-mm pitch), 192 pin
S6E2C2AJ0AGB1000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LBE192)
S6E2C28L0AGL2000A	1	128	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	Plastic • LQFP
S6E2C29L0AGL2000A	1.5	192	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(0.4-mm pitch), 216 pin
S6E2C2AL0AGL2000A	2	256	2ch	N/A	1ch (max) MII: 1ch RII: 1ch (max)	(LQQ216)
S6E2C18H0AGV2000A	1	128	N/A	N/A	N/A	Plastic · LQFP
S6E2C19H0AGV2000A	1.5	192	N/A	N/A	N/A	(0.5-mm pitch),
S6E2C1AH0AGV2000A	2	256	N/A	N/A	N/A	144 pin (LQS144)
S6E2C18J0AGV2000A	1	128	N/A	N/A	N/A	Plastic • LQFP (0.65-mm pitch),
S6E2C19J0AGV2000A	1.5	192	N/A	N/A	N/A	176 pin
S6E2C1AJ0AGV2000A	2	256	N/A	N/A	N/A	(LQP176)
S6E2C18J0AGB1000A	1	128	N/A	N/A	N/A	Plastic · LQFP
S6E2C19J0AGB1000A	1.5	192	N/A	N/A	N/A	(0.8-mm pitch),
S6E2C1AJ0AGB1000A	2	256	N/A	N/A	N/A	(0.8-mm pilen), 192 pin (LBE192)
S6E2C18L0AGL2000A	1	128	N/A	N/A	N/A	Plastic · LQFP
S6E2C19L0AGL2000A	1.5	192	N/A	N/A	N/A	(0.4-mm pitch),
S6E2C1AL0AGL2000A	2	256	N/A	N/A	N/A	216 pin (LQQ216)




# 14. Acronyms

Acronym	Description
ADC	analog-to-digital converter
ACK	acknowledge
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ARM®	Advanced RISC Machine, a CPU architecture
CEC	Consumer Electronics Control, a command and control interface over HDMI (High Definition Multimedia Interface)
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
CR	clock and reset
CRC	cyclic redundancy check, an error-checking protocol
CSIO	clock synchronous serial interface
CSV	clock supervisor
CTS	clear to send, a flow control signal in some data communication interfaces
DTSC	descriptor system data transfer controller
EOM	end of message
FIFO	first in, first out
GPIO	general-purpose input/output
HDMI	High Definition Multimedia Interface
HDMI-CEC	High Definition Multimedia Interface - Consumer Electronics Control, see CEC
I/F	interface
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
I <sup>2</sup> S, or IIS	Inter-IC (integrated circuit) Sound, a communications protocol
I/O	input/output, see also GPIO
IRQ	interrupt request
LIN	Local Interconnect Network, a communications protocol
LVD	low-voltage detect
MFS	multi-function serial
MSB	most significant byte
MTB	micro trace buffer
NMI	non-maskable interrupt
NVIC	nested vectored interrupt controller
OS	operating system
OSC	oscillator
PLL	phase-locked loop
PPG	programmable pulse generator
PWC	pulse-width counter
PWM	pulse-width modulator
RAM	random access memory
RX	receive
RTS	request to send, a flow control signal in some data communication interfaces
SPI	Serial Peripheral Interface, a communications protocol
SRAM	static random access memory
SW-DP	serial wire debug port
TX	transmit
UART	universal asynchronous receiver transmitter
USB	Universal Serial Bus



## 15. Package Dimensions

Package Type	Package Code	Specification No.
LQFP 144	LQS 144	002-13015 *A



SYMBOL	DIMENSIONS			
STWIBOL	MIN.	NOM.	MAX.	
Α	_	_	1.70	
A1	0.05	_	0.15	
b	0.17	0.22	0.27	
С	0.09	_	0.20	
D	22.00 BSC		)	
D1	2	0.00 BS0	)	
е	0	.50 BSC	;	
E	2	2.00 BS	)	
E1	20.00 BSC		2	
L	0.45	0.60	0.75	
L1	0.30 0.50 0.70			

#### NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ▲ TO BE DETERMINED AT SEATING PLANE C. ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
- AT DATUM PLANE H.


  A DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED
- WITHIN THE ZONE INDICATED.


  ⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD
- BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


  A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



Package Type	Package Code	Specification No.
LQFP 176	LQP 176	002-15150 **







SYMBOL	DIM	IENSIOI	٧S
STMBUL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.05	_	0.15
b	0.17	0.22	0.27
С	0.09	_	0.20
D	26.00 BSC		
D1	24.00 BSC		
е	0	.50 BSC	;
E	2	6.00 BS0	)
E1	24.00 BSC		
L	0.45	0.60	0.75
L1	0.30 0.50 0.70		
θ	0°		8°


#### NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.

  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



Package Type	Package Code	Specification No.
LQFP 216	LQQ 216	002-15153 **






SEE DETAIL A

△ 0.08 C

SIDE VIEW






SYMBOL	DIMENSIONS		
STMBOL	MIN.	NOM.	MAX.
Α			1.70
A1	0.05	_	0.15
b	0.13	0.18	0.23
С	0.09		0.20
D	26.00 BSC.		).
D1	24.00 BSC.		).
е	0	.40 BSC	;
E	26	6.00 BSC	).
E1	24.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

#### **NOTES**

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- $\triangle$  DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION. (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.





		DIN	MENSION	IS		
S	/MBO	L	MIN.	MIN. NOM.		
	Α				1.45	
	Α1		0.25	0.35	0.45	
	D		1	2.00 BSC	;	
	Е		1:	2.00 BSC		
	D1		1	0.40 BSC	;	
	E 1		1	0.40 BSC		
	MD			14		
	ME			14		
	n			192		
	Фь		0.35 0.45 0.55			
	еD		0.80 BSC			
	еE		0.80 BSC			
s	D/SE		0.40 BSC			

### NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- 4. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ↑ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,

  "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- (8) A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK. METALLIZED MARK INDENTATION OR OTHER MEANS.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

PACKAGE OUTLINE, 192 BALL FBGA 12.00X12.00X1.45 MM LBE192 REV\*A



## 16. Major Changes

Spansion Publication Number: DS709-00009

Page	Section	Change Results
Revision 0.	1	
_	-	Initial release
Revision 0.2	2	
1, 3	Title	Added the following products. S6E2CC8HHA/S6E2CC9HHA/S6E2CCAHHA/ S6E2CC8JHA/S6E2CC9JHA/S6E2CCAJHA/ S6E2CC8LHA/S6E2CC9LHA/S6E2CCALHA
14	2.Feature	Added "Crypto Assist Function"
16, 17	3.Product Lineup	Added "Crypto Assist Function"
18	4.Packages	Added the following products.  \$6E2CC8HHA/\$6E2CC9HHA/\$6E2CCAHHA/ \$6E2CC8JHA/\$6E2CC9JHA/\$6E2CCAJHA/ \$6E2CC8LHA/\$6E2CC9LHA/\$6E2CCALHA
212	15.ORDERING INFORMATION	Added the following part numbers.  S6E2CC8HHAGV20000/S6E2CC9HHAGV20000/S6E2CCAHHAGV2000/ S6E2CC8JHAGV20000/S6E2CC9JHAGV20000/S6E2CCAJHAGV20000/ S6E2CC8JHAGB10000/S6E2CC9JHAGB10000/S6E2CCAJHAGB10000/ S6E2CC8LHAGL20000/S6E2CC9LHAGL20000/S6E2CCALHAGL20000
Revision 0.3	3	
1, 3	Title	Added the following products. S6E2CCAJGA /S6E2CC8JGA/S6E2CC8JFA/S6E2CCAJFA
14	2.Features	Added Voice Function
15, 16	3.Product Lineup	Added the following products. S6E2CCAJGA /S6E2CC8JGA/S6E2CC8JFA/S6E2CCAJFA
17	4.Packages	Added the following products. S6E2CCAJGA /S6E2CC8JGA/S6E2CC8JFA/S6E2CCAJFA
211	15.Ordering Information	Added the following products. S6E2CCAJGAGV20000/ S6E2CC8JGAGB10000/ S6E2CC8JFAGB10000 S6E2CCAJGAGB10000/ S6E2CCAJFAGB10000
Revision 1.0	0	
7 15	Features     Product Lineup	Added that CAN-FD Interface supported non-CAN FD.
12 15 90 91	Features     Product Lineup     Block Diagram     Memory Map	Deleted HDM-CEC/Remote Control Receiver.
18-20	5. Pin Assignments	Deleted the pins of HDM-CEC/Remote Control Receiver.(CEC0,CEC1) Modified the pin name of I2S. (MI2S*_0→MI2S*0_0) Deleted the pin of IGTRG0_0.
22-24	6. Pin Descriptions	Deleted the pins of HDM-CEC/Remote Control Receiver.(CEC0,CEC1) Modified the pin name of I2S. (MI2S*_0→MI2S*0_0) Modified the pin number of PF7 in LQFP216.(91→90) Modified the pin number of X1. (73, 58, 50, P5→107, 87, 71, P13) Modified the pin number of X0A. (107, 87, 71, P13→73, 58, 50, P5)
75-82	7. I/O Circuit Type	Modified IOH/IOL of Type S.(IOH=-12mA→-10mA, IOL=12mA→10mA) Added the case of using I2C in Type E, F, G, L, N, S.
97-105	13. Pin Status In Each CPU State	Deleted X and Y in Pin Status Type.
106-107	14.1. Absolute Maximum Ratings	Added 10mA type.
108-112	14.2. Recommended Operating Conditions	Added AVRL in Analog reference voltage.  Modified the mistake in Ethernet-MAC Pins.  Modified the leakage current in Maximum leakage current at operating
113-122	14.3.1. Current Rating	Modified the maximum current of each category.
123-124	14.3.2. Pin Characteristics	Added the characteristic of external bus in H level input voltage (hysteresis input).  Added the characteristic of 10mA type.



Page	Section	Change Results
127	14.4.5. Operating Conditions of USB/Ethernet PLL • I2S PLL (in the case of using main clock for input clock of PLL)	Modified the maximum of I2S PLL macro oscillation clock frequency. (307.2MHz→384MHz)
196	14.5.12-bit A/D Converter	Modified the minimum of Sampling time.  Modified the characteristic of State transition time to operation permission  Added AVRL in Analog reference voltage.
204	14.8.2. Interrupt of Low-Voltage Detection	Modified the SVHI values in Conditions

NOTE: Please see "Document History" for later revised information.



## **Document History**

Document Title: FM4: S6E2C Series Microcontroller Datasheet 200 MHz ARM Cortex-M4F High-Performance MCU

Document Number: 002-04980

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	03/25/2015	New Spec.
*A	5126421	HITK	02/05/2016	Company name and layout design change.  Added the note of TAP pin.  Updated Package Code and Dimensions (LQFP-144, LQFP-176, LQFP-216).
*B	5634625	YSKA	02/20/2017	Updated "12.4.8 Power-On Reset Timing" to change parameter from "Power Supply rise time(tvccn)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and added some comments.  Modified typos in "12.4.12 CSIO (SPI) Timing". Deleted "SPI=1, MS=0" in the titles and added MS=0,1 in the schematic  Modified Real-Time Clock(RTC) in "Features"  Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function.  Modifications related to the VBAT in the following chapter.  "8 Handling Devices" Notes on Power-on "11. Pin Status in Each CPU State" List of VBAT Domain Pin Status "12.3.1 Current Rating"  Deleted descriptions about Voice function  Deleted MPNs below from "13. Ordering Information"  S6E2CCAJGAGV20000, S6E2CC8JGAGB10000, S6E2CC8JFAGB10000, S6E2CCAJGAGV20000, S6E2CCAJHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBHAGV20000, S6E2CCBJHAGV20000, S6E2C



Revision	ECN	Orig. of Change	Submission Date	Description of Change
				Deleted Baud rate spec for High-Speed Synchronous Serial in "12.4.12 CSIO (SPI) Timing"  Modified the expression of the "Built-in CR" and add Note in the "2. Product Lineup" Modified typo(SCLKx_0 -> SCKx_0)  Change the name from "USB Function" to "USB Device"  Added Maximum Access size in "Features"  Updated IO circuit (type A)
*C	6110443	MBGR	03/26/2018	Updated Document Title to read as "FM4: S6E2C Series Microcontroller Datasheet 200 MHz ARM Cortex-M4F High-Performance MCU".  Merged S6E2CC, S6E2C5, S6E2C4, S6E2C3, S6E2C2, and S6E2C1 data sheets. Recreated Pin Assignments drawings using only the pin names and added a pin multiplexing table that shows alternative functions. Added navigation aids to tables with hyperlinks to circuit types and pin behavior. Added part differentiation tables at the beginning of the document and reorganized the front of the data sheet to match Cypress specifications. Replaced table footnotes with continuous footnote numbering (throughout). Added and expanded Ordering Information table. Added the Acronyms table. Updated Package Outlines in 15 Package Dimensions to latest. Changed Typ to Max in 12.4.7 Reset Input Characteristics, 12.4.8 Power-On Reset Timing, and 12.4.9 GPIO Output Characteristics.
*D	6579097	HUAL	05/22/2019	Updated to new template.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things Memory Microcontrollers **PSoC** 

cypress.com/iot cypress.com/memory cypress.com/mcu cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

## **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries. All other trademarks or registered trademarks referenced herein are the property of their respective

cypress.com/wireless

© Cypress Semiconductor Corporation, 2015-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04980 Rev. \*D May 22, 2019 Page 200 of 200

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Infineon:

S6E2C1AH0AGV2000	A S6E2C29J0AGV2000	A S6E2C2AJ0AGV2000	A S6E2C59J0AGB1000A
S6E2C5AH0AGV2000A	S6E2C5AJ0AGB1000A	S6E2C4AJ0AGB1000A	S6E2C1AJ0AGB1000A
S6E2C38J0AGB1000A	S6E2C38H0AGV2000A	S6E2C38J0AGV2000A	S6E2CCAJ0AGB1000A
S6E2CC8H0AGV2000A	S6E2CC9J0AGB1000A	S6E2CCAJ0AGV2000A	S6E2C58J0AGB1000A
S6E2C59H0AGV2000A	S6E2C58H0AGV2000A	S6E2C59J0AGV2000A	S6E2C58J0AGV2000A
S6E2C48J0AGB1000A	S6E2C49J0AGV2000A	S6E2C48H0AGV2000A	S6E2C48J0AGV2000A
S6E2C49H0AGV2000A	S6E2C4AH0AGV2000A	S6E2C4AJ0AGV2000A	S6E2C49J0AGB1000A
S6E2C28J0AGV2000A	S6E2C29H0AGV2000A	S6E2C28H0AGV2000A	S6E2C29J0AGB1000A
S6E2C28J0AGB1000A	S6E2C2AH0AGV2000A	S6E2C19J0AGB1000A	S6E2C18H0AGV2000A
S6E2C19J0AGV2000A	S6E2C1AJ0AGV2000A	S6E2C18J0AGV2000A	S6E2C18J0AGB1000A
S6E2C19H0AGV2000A	S6E2C39J0AGB1000A	S6E2C3AJ0AGB1000A	S6E2C3AH0AGV2000A
S6E2C39H0AGV2000A	S6E2C39J0AGV2000A	S6E2C3AJ0AGV2000A	S6E2C5AJ0AGV2000A
S6E2CC9J0AGV2000A	S6E2CC8J0AGB1000A	S6E2CC9H0AGV2000A	S6E2C1AL0AGL2000A
S6E2CCAL0AGL2000A	S6E2C3AL0AGL2000A	S6E2C5AL0AGL2000A	S6E2C38L0AGL2000A
S6E2C59L0AGL2000A	S6E2C48L0AGL2000A	S6E2C58L0AGL2000A	S6E2C4AL0AGL2000A
S6E2CC9L0AGL2000A	S6E2CC8L0AGL2000A	S6E2C19L0AGL2000A	S6E2C28L0AGL2000A
S6E2C49L0AGL2000A	S6E2C29L0AGL2000A	S6E2C18L0AGL2000A	S6E2C39L0AGL2000A