


Datasheet

Precision rail-to-rail input / output 36 V, 6 MHz op-amps

TSB712 and TSB712A





MiniSO8

TSB711 and TSB711A



Features

- · Rail-to-rail input and output
- Low offset voltage: 300 μV maximum
- Wide supply voltage range: 2.7 V to 36 V
- Gain bandwidth product: 6 MHz
- Slew rate : 3 V/µs
 Low noise : 12 nV/√Hz
 Integrated EMI filter
- 2 kV HBM ESD tolerance
- Extended temperature range : -40 °C to +125 °C
- Automotive-grade available

Applications

- · High-side and low-side current sensing
- · Hall effect sensors
- · Data acquisition and instrumentation
- · Test and measurement equipments
- Motor control
- Industrial process control
- · Strain gauge

Maturity status link

TSB711, TSB711A, TSB712, TSB712A

Related products

TSB572

Dual op-amps for the lowpower consumption version (380 µA with 2.5 MHz GBP)

Description

The TSB711, TSB711A, TSB712 and the TSB712A 6 MHz bandwidth amplifiers feature rail-to-rail input and output, which is guaranteed to operate from $\pm 2.7 \text{ V}$ to $\pm 36 \text{ V}$ single supply as well as from $\pm 1.35 \text{ V}$ to $\pm 18 \text{ V}$ dual supplies.

These amplifiers have the advantage of offering a large span of supply voltage and an excellent input offset voltage of 300 μ V maximum at 25 °C.

The combination of wide bandwidth, slew rate, low noise, rail-to-rail capability and precision makes the TSB711, TSB711A, TSB712 and the TSB712A useful in a wide variety of applications such as: filters, power supply and motor control, actuator driving, hall effect sensors and resistive transducers.



1 Pin description

Figure 1. Pin connections (top view)




Table 1. Pin description (SOT23-5)

Pin n°	Pin name	Description
1	OUT	Output channel
2	V _{CC} -	Negative supply voltage
3	IN1+	Non-inverting input channel
4	IN-	Inverting input channel
5	V _{CC+}	Positive supply voltage

Figure 2. Pin connections (top view)




Table 2. Pin description (miniSO8/SO8)

Pin	Pin name	Description
1	OUT1	Output channel 1
2	IN1-	Inverting input channel 1
3	IN1+	Non-inverting input channel 1
4	V _{CC-}	Negative supply voltage
5	IN2+	Non-inverting input channel 2
6	IN2-	Inverting input channel 2
7	OUT2	Output channel 2
8	V _{CC+}	Positive supply voltage

DS12487 - Rev 5 page 2/35



2 Absolute maximum ratings and operating conditions

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage (1)	+40 or ±20	V
V _{id}	Input voltage differential (2)	±2	V
V _{in}	Input voltage	(V _{CC-}) - 0.2 to (V _{CC+}) + 0.2	V
l _{in}	Input current (3)	±10	mA
	Storage temperature	-65 to +150	°C
R _{th-ja}	Thermal resistance junction-to-ambient (4) (5)		°C/W
r tn-ja	MiniSO-8	190	C / VV
T_{j}	Maximum junction temperature	150	°C
	HBM: human body model ⁽⁶⁾	2	kV
ESD	CDM: charged device model (7)	1	kV
	Latch-up immunity	100	mA

- 1. All voltage values, except the differential voltage are with respect to the network ground terminal.
- Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. The maximum input voltage differential value may be extended to the condition that the input current is limited to ±10 mA. See Section 5.2 Input pin voltage range.
- 3. Input current must be limited by a resistor in series with the inputs when the input voltage is beyond the rails (see Section 5.2 Input pin voltage range).
- 4. Short-circuits can cause excessive heating and destructive dissipation.
- 5. R_{th} are typical values.
- 6. Human body according to JEDEC standard JESD22-A114F.
- 7. According to ANSI/ESD STM5.3.1.

Table 4. Operating conditions

Symbol	Parameter	Value
V _{CC}	Supply voltage	2.7 V to 36 V
V _{icm}	Common mode input voltage range	(V _{CC-}) to (V _{CC+}) + 0.1 V
T _{oper}	Operating free air temperature range	-40 °C to +125 °C

DS12487 - Rev 5 page 3/35



3 Electrical characteristics

Table 5. Electrical characteristics at V_{CC} = 36 V, V_{ICM} = V_{OUT} = V_{CC} / 2, T_{amb} = 25 °C and R_L connected to V_{CC} / 2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit				
		DC performance								
		TSB711A, TSB712A, T = 25 °C,			1200					
V _{io} Input offset voltage	V _{CC-} ≤ V _{ICM} ≤ V _{CC+} - 1.5 V			±300						
		TSB711A, TSB712A, T = 25 °C,			.050					
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			±650					
		TSB711A, TSB712A, -40 °C < T < 125 °C,			.500					
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 V$			±580					
		TSB711A, TSB712A, -40 °C < T < 125 °C,			±930 ±800 ±1200					
\/	land to effect well-and	$V_{CC-} \le V_{ICM} \le V_{CC+}$								
v _{io}	Input offset voltage	TSB711, TSB712, T = 25 °C,				.000	.000	.000		μV
		$V_{CC-} \le V_{ICM} \le V_{CC+} -1.5 \text{ V}$								
		TSB711, TSB712, T = 25 °C,				±1200				
		$V_{CC-} \le V_{ICM} \le V_{CC+}$								
		TSB711, TSB712, -40 °C < T < 125 °C,			.4400					
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			±1100					
		TSB711, TSB712, -40 °C < T < 125 °C,			. 4 4 0 0					
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			±1400					
ΔV _{io} / ΔΤ	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾			2.8	μV / °C				
ΔV_{io}	Long-term input offset voltage drift	T = 25 °C ⁽²⁾		0.57		μV / √mo				
		V _{ICM} = V _{CC+} , T = 25 °C	0		300					
		V _{ICM} = V _{CC+,} -40 °C < T < 125 °C	0		900					
I _{IB}	Input bias current (3)	V _{ICM} = V _{CC-} , T = 25 °C	-100		0					
		V _{ICM} = V _{CC-,} -40 °C < T < 125 °C	-200		0	nA				
1	Land offer at advanced (4)	V _{ICM} = V _{CC+}		10						
I _{IO}	Input offset current (4)	V _{ICM} = V _{CC} -		10						

DS12487 - Rev 5 page 4/35



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		$R_L \ge 10 \text{ k}\Omega$,					
A _{VD} Open loop gain		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$	110	125			
	Open loop gain	T = 25 °C					
	open step game	$R_L \ge 10 \text{ k}\Omega$,					
		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$ -40 °C < T < 125 °C	105				
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 V,$ T = 25 °C	115	130			
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 \text{ V},$ -40 °C < T < 125 °C	110				
	Common-mode rejection ratio	TSB711A,TSB712A (V_{CC-}) $\leq V_{ICM} \leq (V_{CC+})$, T = 25 °C	100	120		dB	
CMR	20 log (ΔV _{INCM} / ΔV _{IO})	TSB711A,TSB712A $(V_{CC-}) \le V_{ICM} \le (V_{CC+})$, -40 °C < T < 125 °C	95				
		TSB711, TSB712 (V_{CC-}) $\leq V_{ICM} \leq (V_{CC+})$, $T = 25 {}^{\circ}C$	90	120			
		TSB711 , TSB712 (V _{CC-}) ≤ V _{ICM} ≤ (V _{CC+}), -40 °C < T < 125 °C	85				
	Power supply rejection ratio	5 V < (V _{CC+}) - (V _{CC-}) < 36 V, V _{ICM} = V _{CC} / 2					
SVR	20 log (ΔV _{CC} / ΔV _{IO})	-40 °C < T < 125 °C	100	125			
		No load, -40 °C < T < 125 °C			120		
V_{OH}	High level output voltage (drop voltage from V _{CC+})			200			
	voltage from v _{CC+} /	I _{SOURCE} = 15 mA, -40 °C < T < 125 °C			1000		
		No load , -40 °C < T < 125 °C			120	mV	
V_{OL}	Low level output voltage	I _{SINK} = 2 mA, -40 °C < T < 125 °C			200		
		I _{SINK} = 15 mA , -40 °C < T < 125 °C			1000		
		V _{OUT} = V _{CC} , T = 25 °C	25	50			
	ISINK	V _{OUT} = V _{CC} , -40 °C < T < 125 °C	20				
I _{OUT}		V _{OUT} = 0 V, T = 25 °C	25	50		mA	
	ISOURCE	V _{OUT} = 0 V, -40 °C < T < 125 °C	20				
		No load, T = 25 °C		1.8			
I _{CC}	Supply current by op-amp	No load, -40 °C < T < 125 °C			3	mA	
		AC performance					
GBP	Gain bandwidth product	R _L = 10 kΩ, C _L = 100 pF	4.5	6		MHz	
SR	Slew rate	9 V step, R_L = 10 kΩ, C_L = 100 pF, A_V = 1 V/V, 10% to 90%	2.2	3		V / µs	
		V_{IN} = 1 Vrms , R_L = 10 k Ω , A_V = +1, f = 1 kHz, BW = 22 kHz		0,0003			
THD+N	Total harmonic distorsion + noise	V_{IN} = 1 Vrms , R_L = 1 k Ω , A_V = +1, f = 1 kHz, BW = 22 kHz		0,00034		%	

DS12487 - Rev 5 page 5/35



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
CR	Crosstalk	V_{OUT} = 5 Vpp, f = 1 kHz, A_V = +11, R_L = 10 kΩ		125		dВ
CR	Crosstaik	V_{OUT} = 5Vpp, f = 10 kHz, A_V = +11, R _L = 10 k Ω			dB	
Фт	Phase margin	At unity gain, 25 °C, 10 kΩ, 100 pF		45		0
C_{LOAD}	Capacitive load drive			100 ⁽⁵⁾		pF
		f = 10 Hz		20		
e _n	Input voltage noise density	f = 100 Hz		13		nV / √Hz
		f = 10 kHz		12		
e _{n p-p}	Input noise voltage	0.1 Hz ≤ f ≤ 10 Hz		0.5		μV _{PP}
i _n	Input current noise density	f = 1 kHz		0.15 (6)		pA / √Hz

- 1. See Section 5.4 Input offset voltage drift over the temperature in application information.
- Typical value is based on the V_{IO} drift observed after 1000 h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration. See Section 5.5 Long term input offset voltage drift.
- 3. Current is positive when it is sinked into the op-amp.
- 4. I_{io} is defined as $|I_{ibp} I_{ibn}|$
- 5. For higher capacitive values see Figure 25. Phase margin vs. output current at V_{CC} = 36 V, Figure 26. Phase margin vs. capacitive load and Figure 27. Overshoot vs. capacitive load at V_{CC} = 36 V
- 6. Theoretical value of the input current noise density based on the measurement of the input transistor base current: $i_n = \sqrt{2. \, q. i_b}$

DS12487 - Rev 5 page 6/35



Table 6. Electrical characteristics at V_{CC} = 5 V, V_{ICM} = V_{OUT} = V_{CC} / 2, T_{amb} = 25 °C and R_L connected to V_{CC} / 2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				
		TSB711A, TSB712A, T = 25 °C,			. 250	250 250 250 200 100 400 400 1 μV/°C
V _{io} Input offset voltage		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			± 350	
		TSB711A,TSB712A, T = 25 °C,			± 650	
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 000	
V _{io} Input offset voltage	TSB711A,TSB712A, -40 °C < T < 125 °C,			± 750		
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			1750	
		TSB711A, TSB712A, -40 °C < T < 125 °C,			± 1050	
Via	Innut offset voltage	$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 1030	иV
• 10	input onset voltage	TSB711, TSB712, T = 25 °C,			± 800	μν
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			1 000	
		TSB711, TSB712, T = 25 °C,			± 1200	
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 1200	
		TSB711, TSB712, -40 °C < T < 125 °C,			± 1100	
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			11100	
		TSB711, TSB712, -40 °C < T < 125 °C,			± 1400	
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 1400	
V _{io} / ΔT	Input offset voltage drift	-40°C < T < 125 °C ⁽¹⁾			4	μV / °
		$V_{ICM} = V_{CC+}, T = 25 ^{\circ}C$	0		300	
		V _{ICM} = V _{CC+,} -40 °C < T < 125 °C	0		900	
I _{IB}	Input bias current (2)	V _{ICM} = V _{CC-} , T = 25 °C	-100		0	
		V _{ICM} = V _{CC-,} -40 °C < T < 125 °C	-200		0	nA
		V _{ICM} = V _{CC+}		10		
I _{IO}	Input offset current (3)	V _{ICM} = V _{CC} -		10		
		$R_L \ge 10 \text{ k}\Omega$				
		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$ T = 25 °C	105	120		
A_{VD}	Open loop gain	$R_L \ge 10 \text{ k}\Omega$,				dB
		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$ -40 °C < T < 125 °C	100			

DS12487 - Rev 5 page 7/35



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 V,$	0.5	405		
	T = 25 °C	95	125			
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 \text{ V},$	90			
		-40 °C < T < 125 °C	30			
		TSB711A, TSB712A (V_{CC-}) $\leq V_{ICM} \leq (V_{CC+})$,	80	105		
CMR	Common-mode rejection ratio	T = 25 °C		100		dB
OWIT	20 log (ΔV_{INCM} / ΔV_{IO})	TSB711A, TSB712A (V_{CC-}) $\leq V_{ICM} \leq (V_{CC+})$,	75			u.b
		-40 °C < T < 125 °C				
		TSB711, TSB712 $(V_{CC-}) \le V_{ICM} \le (V_{CC+})$,	75	105		
		T = 25 °C				
		TSB711, TSB712 $(V_{CC-}) \le V_{ICM} \le (V_{CC+})$,	70			
		-40 °C < T < 125 °C				
V_{OH}	High level output voltage (drop	No load, -40 °C < T < 125 °C			90	
OI1	voltage from VCC+)	I _{SOURCE} = 2 mA, -40 °C < T < 125 °C			200	mV
V_{OL}	Low level output voltage	No load, -40 °C < T < 125 °C			90	
· OL	Low level output voltage	I _{SINK} = 2 mA, -40 °C < T < 125 °C			200	
	loung	V _{OUT} = V _{CC} , T = 25 °C	20	50		mA
1	ISINK	V _{OUT} = V _{CC} , -40 °C < T < 125 °C	15			
I _{OUT}		V _{OUT} = 0 V, T = 25 °C	20	50		IIIA
	ISOURCE	V _{OUT} = 0 V, -40 °C < T < 125 °C	15			
	0	No load, T = 25 °C		1.4		
I _{CC}	Supply current by op-amp	No load, -40 °C < T < 125 °C			2.3	- mA
		AC performance				
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	4.5	6		MHz
0.0		3 V step, R_L = 10 kΩ, C_L = 100 pF,		0.7		.,,
SR	Slew rate	A _V = 1 V/V, 10% to 90%	2	2.7		V / µs
		V_{IN} = 1 Vrms , R_L = 10 k Ω , A_V = +1,		0.00000		
TUDAN	Tatal hammania distansian I naisa	f = 1 kHz, BW = 22 kHz		0,00032		0/
THD+N	Total harmonic distorsion + noise	V_{IN} = 1 Vrms , R_L = 1 k Ω , A_V = +1,		0,0004		%
		f = 1 kHz, BW = 22 kHz		0,0004		
Фт	Phase margin	At unity gain, 25 °C, 10 kΩ, 100 pF		34		0
C_{LOAD}	Capacitive load drive			100(4)		pF
		f = 10 Hz		20		
e_n	Input voltage noise density	f = 100 Hz		13		nV / √Hz
		f = 10 kHz		12		
e _{n p-p}	Input noise voltage	0.1 Hz ≤ f ≤ 10 Hz		0.8		μV _{PP}
i _n	Input current noise density	f = 1 kHz		0.15 (5)		pA / √Hz

^{1.} See Section 5.4 Input offset voltage drift over the temperature in application information.

DS12487 - Rev 5 page 8/35

^{2.} Current is positive when it is sinked into the op-amp.

^{3.} I_{io} is defined as $|I_{ibp} - I_{ibn}|$.





- For higher capacitive values see Figure 24. Phase margin vs. output current at V_{CC} = 5 V, Figure 26. Phase margin vs. capacitive load
- 5. Theoretical value of the input current noise density based on the measurement of the input transistor base current: $i_n = \sqrt{2. \ q.i_b}$

DS12487 - Rev 5 page 9/35



4 Typical performance characteristics

 R_L connected to $V_{CC}\,/\,2$ (unless otherwise specified).

Figure 4. Input offset voltage distribution at V_{CC} = 5 V
TSB711A, TSB712A

40


VCC=5V
Vicm=2.5V
T=25°C

10

10

Input Offset Voltage (µV)

Figure 5. Input offset voltage distribution at V_{CC} = 36 V
TSB711A, TSB712A




DS12487 - Rev 5 page 10/35





Figure 7. Input offset voltage vs. temperature at $V_{CC} = 36 V$ 800 Vcc=36V 600 400 Voltage (V) 200 -200 -400 -600 Vio limit -800 0 100 Temperature (°C)

Figure 8. Input offset voltage thermal coefficient distribution at V_{CC} = 5 V

Figure 9. Channel separation vs. frequency at V_{CC} = 36 V Channel separation refered to input (dB) -80 -90 -100 -110 -120 Vcc=36V Vicm=Vcc/2 -130 Vin=5Vpp Gain=11 -140 T=25°C -150 L 100 1k 10k 100k Frequency (Hz)








DS12487 - Rev 5 page 11/35





Figure 13. Input bias current vs. temperature at $V_{ICM} = V_{CC} / 2$ -20 Vicm=Vcc/2 Input Bias Current (nA) Vcc=36V Vcc=5V -60 L -40 -20 0 100 Temperature (°C)

Figure 14. Output current vs. output voltage at $V_{CC} = 5 V$ Output Current (mA) T=125°C Vid=-1V Source Vid=1V T=-40°C -40 Vout (V)

 $V_{CC} = 5 V$ 150 Vcc=5V 100 Input Bias Current (nA) T=125°C T=-40°C -50 T=25°C -150 Input Common Mode Voltage (V)







DS12487 - Rev 5 page 12/35



20

10

Figure 19. Output voltage (V_{OL}) vs. supply voltage


20


Power Supply Voltage (V)


30

Figure 20. Positive slew rate at V_{CC} = 36 V 0.4 Vin+ T=125°C 0.2 Voltage (V) 0.0 T=25°C -0.2 T=-40°C Vcc=+/-18V -0.4 RI=10kΩ Vout CI=100pF ∟ _{0.6}۔ 0.0 0.4 0.6 0.2 0.8 1.0 Time (µs)

Figure 21. Negative slew rate at V_{CC} = 36 V 0.6 Vcc=+/-18V Vout 0.4 $RI=10k\Omega$ CI=100pF T=-40°C 0.2 Voltage (V) 0.0 T=25°C T=125°C Vin -0.6 0.0 0.2 0.4 0.6 Time (µs)







DS12487 - Rev 5 page 13/35



Figure 25. Phase margin vs. output current at V_{CC} = 36 V

DC output current (mA)

Figure 26. Phase margin vs. capacitive load


To Vicin Voc/2
RI=10kΩ
T=25°C


Voc=56V


Voc=56V

Capacitive load (pF)

Figure 27. Overshoot vs. capacitive load at V_{CC} = 36 V








DS12487 - Rev 5 page 14/35





Figure 31. Small step response vs. time at V_{CC} = 36 V

Figure 32. Amplifier behavior close to the low rail at $V_{CC} = 36 \text{ V}$

Figure 33. Amplifier behavior close to the high rail at $V_{CC} = 36 V$ Vcc=+/-18V 18.5 Vin=+/-18V CI=100pF **Noltage (V)** 17.5 17.0 16.5 16.5 16.0 Vin -RI=10k 15.5 RI=2k 15.0 0.000 0.005 0.010 0.015 Time (s)







DS12487 - Rev 5 page 15/35








Figure 38. THD+N vs. output voltage

0.1
Vcc=36V
Freq=1kHz
Gain=1
Vicm=Vcc/2
Cl=100pF
BW=22kHz
T=25°C

1E-4
10m
100m
1
10

AC Output Voltage (Vpp)





DS12487 - Rev 5 page 16/35



5 Application information

5.1 Operating voltages

The TSB711, TSB711A, TSB712, TSB712A devices can operate from 2.7 to 36 V. The parameters are fully specified at 5 V and 36 V power supplies. However, the parameters are very stable over the full V_{CC} range and several characterization curves show the TSB711, TSB711A, TSB712, TSB712A device characteristics over the full operating range. Additionally, the main specifications are guaranteed in extended temperature range from -40 to 125 $^{\circ}$ C.

5.2 Input pin voltage range

The TSB711, TSB711A,TSB712 and TSB712A devices have an internal ESD diode protection on the inputs. These diodes are connected between the inputs and each supply rail to protect the input stage from electrical discharge, as shown in the figure below.




Figure 41. Input current limitation

When the input pin voltage exceeds the power supply, the ESD diodes become conductive and, depending on this voltage, excessive current can flow through them. Without limitation this overcurrent can damage the device. In this case, the current has to be limited to 10 mA by adding a resistance in series with the input pin.

Similarly, in order to avoid excessive current in the protection diodes between the positive and negative inputs, the differential voltage should be limited to \pm 2 V, or the current limited to 10 mA. Such a high differential voltage can be reached when the output is in saturation mode, or slew rate limited. In particular, it can happen when the device is used in comparator mode.

The TSB711, TSB711A, TSB712A do not show any phase reversal for any input common mode voltage inside the absolute maximum ratings (AMR) voltage window, (V_{CC}) - 200 mV < V_{ICM} < (V_{CC}) + 200 mV.

DS12487 - Rev 5 page 17/35



5.3 Rail-to-rail input stage

The TSB711, TSB711A, TSB712, TSB712A devices are built with two complementary NPN and PNP input differential pairs, as shown in the figure below.




Figure 42. Rail-to-rail input stage

The devices have rail-to-rail inputs, and the input common mode range is extended from V_{CC^-} to $(V_{CC^+}) + 0.1 \text{ V}$. However, the performance of these devices is optimized for the P-channel differential pair (which means from V_{CC^-} to (V_{CC^+}) - 1.5 V). Around (V_{CC^+}) – 1 V, and with slight variations depending on the process, a transition occurs between the P-channel and the N-channel differential pair, impacting the input offset voltage (see Figure 11. Input offset voltage vs. common mode voltage at V_{CC} = 5 V TSB711A, TSB712A and Figure 12. Input offset voltage vs. common mode voltage at V_{CC} = 36 V TSB711A, TSB712A). As a consequence, CMRR can be degraded around this transition region. In order to achieve the best possible performance, this operating point should be avoided.

Please also notice that the input bias current polarity depends on the operation of NPN or PNP input stage. This transition is visible in figures Figure 15. Input bias current vs. common mode voltage at $V_{CC} = 5 \text{ V}$ and Figure 16. Input bias current vs. common mode voltage at $V_{CC} = 36 \text{ V}$.

5.4 Input offset voltage drift over the temperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during the production at application level. The maximum input voltage drift overtemperature enables the system designer to anticipate the effect of temperature variations. The maximum input voltage drift overtemperature is computed using the following formula:

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25^{\circ}C)}{T - 25^{\circ}C} \right|_{T = -40^{\circ}C \text{ and } T = 125^{\circ}C}$$
(1)

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a Cpk (process capability index) greater than 1.3.

DS12487 - Rev 5 page 18/35



5.5 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage.
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using:

(2)

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A_{FV} is the voltage acceleration factor

 β is the voltage acceleration coefficient in 1/V, constant technology parameter (β = 1)

V_S is the stress voltage used for the accelerated test

V_U is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined as follows:

(3)

$$A_{FT} = e^{\frac{E_a}{k}} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right) \,.$$

Where:

AFT is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10⁻⁵ eV.K⁻¹)

 T_U is the temperature of the die when V_U is used (K)

T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor.

(4)

$$A_F = A_{FT} \cdot A_{FV}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in Equation 5 to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

(5)

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op-amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum ratings (as recommended by JEDEC rules). V_{io} drift (in μV) of the product after 1000 h of stress is tracked with parameters at different measurement conditions.

(6)

$$V_{CC} = max(V_{OP})$$
 with $V_{icm} = V_{CC}/2$

The long term drift parameter ΔV_{io} (in μV .month^{-1/2}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months.

(7)

$$\Delta V_{io} = \frac{V_{io}drift}{\sqrt{months}}$$

Where V_{io} drift is the measured drift value in the specified test conditions after 1000 h stress duration.

The Vio final drift, in μV , to be measured on the device in real operation conditions can be computed from:

(8)

DS12487 - Rev 5



$$V_{io\;final\;drift}\big(t_{op},T_{op},V_{CC}\big) = \Delta V_{io,\;25^{\circ}C}.\sqrt{t_{op}.e^{\beta\cdot\left(V_{CC}-V_{CC\;nom}\right)}.e^{\frac{E_{a}}{k}}.\left(\frac{1}{297}-\frac{1}{T_{op}}\right)}$$

Where:

 ΔV_{io} is the long term drift parameter in $\mu V.month^{-1/2}$

top is the operating time seen by the device, in months

Top is the operating temperature

V_{CC} is the power supply during operating time

 V_{CC} nom is the nominal V_{CC} at which the ΔV_{io} is computed (36 V for the TSB712A).

E_a is the activation energy of the technology (here 0.7 eV).

5.6 EMI rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op-amps is a change in the offset voltage as a result of RF signal rectification. EMIRR is defined as follows:

$$EMIRR = 20.\log\left(\frac{V_{in}\,pp}{\Delta V_{io}}\right) \tag{9}$$

The TSB711, TSB711A, TSB712, TSB712A have been specially designed to minimize susceptibility to EMIRR and shows a low sensitivity. As visible on figure below, EMI rejection ratio has been measured on both inputs and outputs, from 400 MHz to 2.4 GHz.




Figure 43. EMIRR on In+, In- and out pins

EMIRR performance might be improved by adding small capacitances (in the pF range) on the inputs, power supply and output pins. These capacitances help in minimizing the impedance of these nodes at high frequencies.

DS12487 - Rev 5 page 20/35



5.7 Maximum power dissipation

The usable output load current drive is limited by the maximum power dissipation allowed by the device package. The absolute maximum junction temperature for the TSB711, TSB711A, TSB712A is 150 °C. The junction temperature can be estimated as follows:

$$T_I = P_D \times R_{th-ia} + T_A \tag{10}$$

T_J is the die junction temperature

P_D is the power dissipated in the package

R_{th-ia} is the junction to ambient thermal resistance of the package

T_A is the ambient temperature

The power dissipated in the package P_D is the sum of the quiescent power dissipated and the power dissipated by the output stage transistor. It is calculated as follows:

$$P_D = (V_{CC} \times I_{CC}) + (V_{CC+} - V_{OUT}) \times ILoad$$
(11)

when the op-amp sources the current

$$P_D = (V_{CC} \times I_{CC}) + (V_{OUT} - V_{CC-}) \times ILoad$$
 (12)


when the op-amp is sinks the current.

Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit can cause degradation in the parametric performance or even destroy the device.

5.8 Capacitive load and stability

Stability analysis must be performed for large capacitive loads over 100 pF. Increasing the load capacitance to high values produces gain peaking in the frequency response, with overshoot and ringing in the step response. Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads. For additional capacitive load drive capability in unity-gain configuration, stability can be improved by inserting a small resistor $R_{\rm ISO}$ (10 Ω to 30 Ω) in series with the output. This resistor significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created introducing a gain error on the output and slightly reducing the output swing. The error introduced is proportional to the ratio $R_{\rm ISO}$ / $R_{\rm L}$. $R_{\rm ISO}$ modifies the maximum capacitive load acceptable from a stability point-of-view as described in the following figure:


Figure 44. Stability criteria with a serial resistor at different capacitive loads



DS12487 - Rev 5 page 21/35



Figure 45. Test configuration for R_{ISO}



Please note that R_{ISO} = 30 Ω is sufficient to make the TSB711, TSB711A, TSB712A stable whatever the capacitive load.

page 22/35



5.9 PCB layout recommendations

Particular attention must be paid to the layout of the PCB tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance. In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used. The copper traces connecting the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

5.10 Decoupling capacitor

In order to ensure op-amp full functionality, it is mandatory to place a decoupling capacitor of at least 22 nF as close as possible to the op-amp supply pin. A good decoupling helps to reduce electromagnetic interference impact.

DS12487 - Rev 5 page 23/35




6 Typical applications

6.1 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful to protect applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using the TSB711A and the TSB712A (see the following figure).

Figure 46. Low-side current sensing schematic



Vout can be expressed as follows:

$$V_{OUT} = R_{shunt} \cdot I \left(1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right) \cdot \left(1 - \frac{R_{f1}}{R_{g1}} \right) + I_p \cdot \frac{R_{g2} \cdot R_{f2}}{R_{g2} + R_{f2}} \cdot \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \cdot R_{f1}$$

$$- V_{io} \cdot \left(1 - \frac{R_{f1}}{R_{g1}} \right)$$

$$(13)$$

Assuming that $R_{f2} = R_{f1} = R_f$ and $R_{g2} = R_{g1} = R_g$, can be simplified in the following manner:

$$V_{OUT} = R_{shunt} \cdot I \cdot \frac{R_f}{R_g} - V_{io} \cdot \left(1 + \frac{R_f}{R_g}\right) + R_f \cdot I_{io}$$

$$(14)$$

The main advantage of using the TSB711A and the TSB712A for a low-side current sensing relies on its low V_{io} , compared to general purpose operational amplifiers. For the same current and targeted accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power dissipation, lower drop in the ground path, and lower cost. Particular attention must be paid to the matching and precision of R_{g1} , R_{g2} , R_{f1} , and R_{f2} , to maximize the accuracy of the measurement.

DS12487 - Rev 5 page 24/35




7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 SOT23-5 package information

Figure 47. SOT23-5 package outline



DS12487 - Rev 5 page 25/35



Table 7. SOT23-5 package mechanical data

	Dimensions								
Ref.		Millimeters		Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
Α	0.90	1.20	1.45	0.035	0.047	0.057			
A1			0.15			0.006			
A2	0.90	1.05	1.30	0.035	0.041	0.051			
В	0.35	0.40	0.50	0.014	0.016	0.020			
С	0.09	0.15	0.20	0.004	0.006	0.020			
D	2.80	2.90	3.00	0.110	0.114	0.118			
D1		1.90			0.075				
е		0.95			0.037				
E	2.60	2.80	3.00	0.102	0.110	0.118			
F	1.50	1.60	1.75	0.059	0.063	0.069			
L	0.10	0.35	0.60	0.004	0.014	0.024			
K	0°		10°	0°		10°			

DS12487 - Rev 5 page 26/35



7.2 MiniSO8 package information

Figure 48. MiniSO8 package outline




Table 8. MiniSO8 mechanical data


Dim.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
Е	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
е		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
CCC			0.1			0.004

DS12487 - Rev 5 page 27/35



7.3 SO8 package information

Figure 49. SO8 package outline






Table 9. SO-8 mechanical data

Di	m	m		Inches		
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.75			0.069
A1	0.1		0.25	0.004		0.01
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
С	0.17		0.23	0.007		0.01
D	4.8	4.9	5	0.189	0.193	0.197
Е	5.8	6	6.2	0.228	0.236	0.244
E1	3.8	3.9	4	0.15	0.154	0.157
е		1.27			0.05	
h	0.25		0.5	0.01		0.02
L	0.4		1.27	0.016		0.05
L1		1.04			0.04	
k	0		8 °	1 °		8 °
CCC			0.1			0.004

DS12487 - Rev 5 page 28/35



8 Ordering information

Table 10. Order code

Order code	Temperature range	Package	Packing	Marking
TSB711AILT	-40 °C to +125 °C	SOT23-5		K223
TSB711ILT	-40 0 10 1123 0	SOT23-5		K219
TSB711AIYLT	-40 °C to +125 °C automotive grade	SOT23-5		K225
TSB711IYLT		SOT23-5		K221
TSB712AIST	-40 °C to +125 °C	MiniSO8		K214
TSB712AIDT		SO8	Tone and real	TSB712AI
TSB712IDT		SO8	Tape and reel	TSB712I
TSB712IST		MiniSO8		712S
TSB712AIYDT	-40 °C to 125 °C automotive grade ⁽¹⁾	SO8		712AIY
TSB712AIYST		MiniSO8		712Y
TSB712IYDT		SO8		712IY
TSB712IYST		MiniSO8		K215

Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.

SO8 package for single op-amp may be available for qualification under customer request. Please contact sales office for such request.

DFN8 package for dual op-amp may be available for qualification under customer request. Please contact sales office for such request.

DS12487 - Rev 5 page 29/35



Revision history

Table 11. Document revision history

Date	Revision	Changes
23-Apr-2018	1	Initial release.
17-Sep-2018	2	Added the TSB712 as root part number; cover page has been updated accordingly. Updated Section 3 Electrical characteristics, Section 4 Typical performance characteristics, Section 5 Application information and Table 7. Order code. Added Section 7.2 SO8 package information.
29-Nov-2018	3	Updated Table 3. Electrical characteristics at VCC = 36 V, VICM = VOUT = VCC / 2, Tamb = 25 °C and RL connected to VCC / 2 (unless otherwise specified) and Table 4. Electrical characteristics at VCC = 5 V, VICM = VOUT = VCC / 2, Tamb = 25 °C and RL connected to VCC / 2 (unless otherwise specified).
18-Feb-2019	4	Updated Figure 44. Stability criteria with a serial resistor at different capacitive loads.
11-Jun-2019	5	Added the root part numbers TSB711 and TSB711A, therefore the whole document has been updated accordingly.

DS12487 - Rev 5 page 30/35



Contents

1	Pin d	description	2
2	Abso	olute maximum ratings and operating conditions	3
3	Elec	trical characteristics	4
4	Турі	cal performance characteristics	10
5	Appl	lication information	17
	5.1	Operating voltages	17
	5.2	Input pin voltage range	17
	5.3	Rail-to-rail input stage	18
	5.4	Input offset voltage drift over the temperature	18
	5.5	Long term input offset voltage drift	19
	5.6	EMI rejection	20
	5.7	Maximum power dissipation	21
	5.8	Capacitive load and stability	21
	5.9	PCB layout recommendations	23
	5.10	Decoupling capacitor	23
6	Typi	cal applications	24
	6.1	Low-side current sensing	24
7	Pack	kage information	25
	7.1	SOT23-5 package information	25
	7.2	MiniSO8 package information	27
	7.3	SO8 package information	27
8	Orde	ering information	29
Rev	ision	history	30



List of tables

Table 1.	Pin description (SOT23-5)	2
Table 2.	Pin description (miniSO8/SO8)	2
Table 3.	Absolute maximum ratings	3
Table 4.	Operating conditions	3
Table 5.	Electrical characteristics at V_{CC} = 36 V, V_{ICM} = V_{OUT} = V_{CC} / 2, T_{amb} = 25 °C and R_L connected to V_{CC} / 2 (unless otherwise specified)	
Table 6.	Electrical characteristics at V_{CC} = 5 V, V_{ICM} = V_{OUT} = V_{CC} / 2, T_{amb} = 25 °C and R_L connected to V_{CC} / 2 (unless otherwise specified)	7
Table 7.	SOT23-5 package mechanical data	26
Table 8.	MiniSO8 mechanical data	27
Table 9.	SO-8 mechanical data	28
Table 10.	Order code	29
Table 11.	Document revision history	30

DS12487 - Rev 5 page 32/35



List of figures

Figure 1.	Pin connections (top view)	. 2
Figure 2.	Pin connections (top view)	
Figure 3.	Supply current vs. supply voltage	
Figure 4.	Input offset voltage distribution at V _{CC} = 5 V TSB711A, TSB712A	
Figure 5.	Input offset voltage distribution at V _{CC} = 36 V TSB711A, TSB712A	
Figure 6.	Input offset voltage vs. temperature at V _{CC} = 5 V	
Figure 7.	Input offset voltage vs. temperature at V _{CC} = 36 V	11
Figure 8.	Input offset voltage thermal coefficient distribution at V _{CC} = 5 V	11
Figure 9.	Channel separation vs. frequency at V _{CC} = 36 V	11
Figure 10.	Input offset voltage vs. supply voltage	
Figure 11.	Input offset voltage vs. common mode voltage at V _{CC} = 5 V TSB711A, TSB712A	11
Figure 12.	Input offset voltage vs. common mode voltage at V _{CC} = 36 V TSB711A, TSB712A	11
Figure 13.	Input bias current vs. temperature at V _{ICM} = V _{CC} / 2	12
Figure 14.	Output current vs. output voltage at V _{CC} = 5 V	12
Figure 15.	Input bias current vs. common mode voltage at V _{CC} = 5 V	12
Figure 16.	Input bias current vs. common mode voltage at V _{CC} = 36 V	12
Figure 17.	Output current vs. output voltage at V _{CC} = 36 V	12
Figure 18.	Output voltage (V _{OH}) vs. supply voltage	12
Figure 19.	Output voltage (V _{OL}) vs. supply voltage	13
Figure 20.	Positive slew rate at V _{CC} = 36 V	13
Figure 21.	Negative slew rate at V _{CC} = 36 V	13
Figure 22.	Bode diagram at V _{CC} = 5 V	
Figure 23.	Bode diagram at V _{CC} = 36 V	
Figure 24.	Phase margin vs. output current at V _{CC} = 5 V	
Figure 25.	Phase margin vs. output current at V _{CC} = 36 V	
Figure 26.	Phase margin vs. capacitive load	
Figure 27.	Overshoot vs. capacitive load at V _{CC} = 36 V	
Figure 28.	Small step response vs. time at V _{CC} = 5 V	
Figure 29.	Desaturation time at low rail at V _{CC} = 5 V	
Figure 30.	Desaturation time at high rail at V _{CC} = 5 V	
Figure 31.	Small step response vs. time at V _{CC} = 36 V	
Figure 32.	Amplifier behavior close to the low rail at $V_{CC} = 36 \text{ V}$.	
Figure 33.	Amplifier behavior close to the high rail at V _{CC} = 36 V	
Figure 34.	Noise vs. frequency at V _{CC} = 5 V	
Figure 35.	Noise vs. frequency at V _{CC} = 36 V	
Figure 36.	Noise vs. time at V_{CC} = 36 V	
Figure 37.	THD+N vs. frequency	
Figure 37.	THD+N vs. output voltage	
Figure 39.	PSRR vs. frequency at V _{CC} = 10 V	
Figure 40.	CMRR vs. frequency at V _{CC} = 10 V.	
Figure 41.	Input current limitation	
Figure 42.	Rail-to-rail input stage	
Figure 43.	EMIRR on In+, In- and out pins.	
Figure 44.	Stability criteria with a serial resistor at different capacitive loads	
Figure 45.	Test configuration for R _{ISO}	22
Figure 46.	Low-side current sensing schematic	24
Figure 47.	SOT23-5 package outline	25
Figure 48.	MiniSO8 package outline	27

DS12487 - Rev 5 page 33/35

TCD744	. TSB711A.	TCD749	TCD749A
130/11	. IOD/TIA.	Lab/IZ	IOD/IZA



- 4		
- 4		
/		
	- // //	

igure 49.	SO8 package outline	2	8
-----------	---------------------	---	---

DS12487 - Rev 5 page 34/35



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS12487 - Rev 5 page 35/35