



Webinar-2

Cache Memory and Mapping Techniques

by

VIVEKANANDA M R

vivekanandamr@wilp.bits-pilani.ac.in





Direct Mapping



Direct Mapped Cache - Summary


- · Each block of main memory maps to only one cache line
 - if a block is in cache, it must be in one specific place
 - Cache line number = (Address of the Main Memory Block) Modulo (Total number of lines in Cache)
 - $-i = j \mod u \log m$


where i = cache line number

j = main memory block no.

m = no.of lines in the cache

- Address is split in three parts:
 - Tag
 - Line
 - Word/Block Offset







Consider a cache memory of 8192KB with line size of 128B. Find the number of bits required for TAG, LINE and WORD fields of the main memory address 0xFEEDF00D?

Solution-1:

No. of bits needed for the Main Memory Address

1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	0	1
	F	=			E	Ε			E	Ε			[)			F	=			()			()			[)	

- = 32 bits
- Block Size (Line Size = Block Size)
 = 128Bytes
- No. of bits to represent WORD 128 Bytes = $2^7 \Rightarrow 7$ bits

Consider a cache memory of 8192KB with line size of 128B. Find the number of bits required for TAG, LINE and WORD fields of the main memory address 0xFEEDF00D?

Solution-1

- Cache Size = 8192 KB
- Total No. of Cache Lines
 - = Cache size / Line size
 - = $8192 \text{ KB}/128B = (2^{13}.2^{10}) / 2^7 = 2^{16} = 64 \text{K lines}$
- Total bits to represent line field
 - = 16 bits
- Total bits to represent Tag filed is:
 - = 32 Line Word = 9 bits



Problem- 1: Direct mapping (Contd..)

Given Address: 0xFEEDF00D

		F			6				8	_)			F	=			()			())	
1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	0	1
		Ta	ag	bit	s (9)		Line							ne	e bits (16)							В	loc	ck	off	se	t (7	7)		



Consider a direct mapped cache of size 16 KB with block size of 256 bytes. The size of main memory is 128 KB. Find number of bits in tag, line and word field.

Given Data:

- Main Memory Size: 128KB
- Block Size: 256 bytes
- Cache Size: 16KB
- Total No. of bits for Main Memory address:
- Main Memory Size = 128 KB = $2^7 \times 2^{10}$ Bytes = 2^{17} Bytes
- Total No.of bits for Main Memory → 17 bits

	Main Memory	
Tag	Line	Block/Word



Consider a direct mapped cache of size 16 KB with block size of 256 bytes. The size of main memory is 128 KB. Find number of bits in tag, line and word field.

Given Data:

- Main Memory Size: 128KB
- Block Size: 256 bytes
- Cache Size: 16KB
- Total No. of bits for Word/Block Offset:
- Block Size = 256 byte = 28 Bytes
- Total No.of bits for Block/Word Field → 8 bits

	Main Memory	
Tag	Line	Block/Word



Consider a direct mapped cache of size 16 KB with block size of 256 bytes. The size of main memory is 128 KB. Find number of bits in tag, line and word field.

```
Cache of size = 16 KB = 2^{14} bytes = 14 bits
Block size = 256 bytes = 2^8 bytes= 8 bits
Number of bits in Line number = Cache size / Block size
= 2^{14} bytes / 2^8 bytes
= 2^6
```

Number of bits in Cache line = 6 bits

	Main Memory	
Tag	Line	Block



Consider a direct mapped cache of size 16 KB with block size of 256 bytes. The size of main memory is 128 KB. Find number of bits in tag, line and word field.

Number of bits in Tag = Number of bits in main memory - number of bits in line number - number of bits in block

= 17 - Line bits - Block bits

	Main Memory	
Tag	Line	Block

Problem-3: Direct mapping (HW) hieve lead

Consider a machine with a byte addressable main memory of 2^{20} bytes, block size of 16 bytes and a direct mapped cache having 2^{12} lines. Let the addresses of two consecutive bytes in main memory be $(E201F)_{16}$ and $(E2020)_{16}$. What are the tag and cache line addresses (in hex) for main memory address $(E201F)_{16}$?

Direct mapping



Advantages of Direct-mapping

- It requires very less hardware complexity.
- It is a very simple method of implementation.
- Access time is very low.

Disadvantages of Direct-mapping

- Use of cache space is inefficient.
- · Conflict misses are high.





Associative Mapping

BITS Pilani


Pilani Campus




Associative Mapping - Summary

- A main memory block can load into any line of cache
- Memory address is interpreted as tag and word
- Tag uniquely identifies block of memory
- Every line's tag is examined for a match
- Cache searching gets expensive
- The memory address has only 2 fields
- i)word
- ii)tag.

Tag	Word-offset
-----	-------------





Problem 4: Fully Associative



A system has main memory of size 128Byte with on chip cache 32 Bytes and block size of 8 Bytes, with the system having fully associative cache mapping, find the following:

a) The number of main memory address bits.

Main Memory Size = 128 Bytes = 2^7 Bytes Thus, the size of Physical Address = 7 bits.

b) The number of Tag bits and Word bits.


Block size = 8 Bytes = 23 Bytes # of bits for WORD offset field = 3 bits # of Tag bits = 7 - WORD offset = 7-3 = 4 bits

7-Bits	
4-bits	3-bits
TAG bits	WORD or BLOCK OFFSET

Problem 4: Fully Associative



c) If the CPU request the addresses 0001100, 0011001 find whether is a cache hit or cache miss for each of the address.



0001100

0001100 - Hit

0011001

0011001-Miss

Problem 5: Fully Associative



An 8KB associative cache has a line size of 32 Bytes. Main memory size is 1GB. Find the number of TAG bits and number of comparators required for search.

Given Data:

Cache size =
$$8KB = 2^3.2^{10} = 2^{13}$$
 Bytes
Block Size = 32 Bytes = 2^5 Bytes
Memory size = $1GB = 2^{30}$ Bytes


- # of bits for main memory address = 30 bits
- # of bits for Word offset field = 5 bits
- # of bits for Tag field = 30 5 = 25 Bits

30 bits	
25	5
Tag	Word

Problem 5: Fully Associative

innovate achieve lead

- # of cache lines
 - = (Cache Size)/(Line Size) = $2^{13}/2^5 = 2^8$ lines = 256 lines



- # of Comparators required = # of Cache lines = 256
- Size of comparator = size of tag bits = 25-bit comparator

Problem 5: Fully Associative (Replacement-LRU)



- LRU
- When the cache memory is full, LRU picks the data that is least recently used (not accessed for longest time) and removes it in order to make space for the new data.
- Consider a fully associative cache using LRU replacement policy with 8 cache blocks (0-7) and the following sequence of memory block requests: 4 3 25 8 19 6 25 8 16 35 45 22 8 3 16 25 7. Find Hit and Miss Ratio, which cache block will have memory block 7?

Problem 5: Fully Associative (Replacement-LRU)



														_			
Block Req	4	3	25	8	19	6	25	8	16	35	45	22	8	3	16	25	7
Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
LO																	
L1																	
L2																	
L3																	
L4																	
L5																	
L6																	
L7																	
H/M																	

Problem 5: Fully Associative (Replacement-LRU)



Block Req	4	3	25	8	19	6	25	8	16	35	45	22	8	3	16	25	7
Block Req	4	3	25	8	19	6	25	8	16	35	45	22	8	3	16	25	7
Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
LO	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	4 <mark>0</mark>	40	45 ₁₀	45 ₁₀	45 ₁₀	45 ₁₀	45 ₁₀	45 ₁₀	45 ₁₀
L1		3 ₁	3 ₁	3 ₁	3 ₁	3 ₁	3 ₁	3 ₁	3 ₁	3 ₁	31	22 ₁₁	22 ₁₁	22 ₁₁	22 ₁₁	22 ₁₁	22 ₁₁
L2			25 <mark>2</mark>	25 <mark>2</mark>	25 <mark>2</mark>	25 <mark>2</mark>	25 ₆	25 ₆	25 ₆	25 ₆	25 ₆	25 ₆	25 ₆	25 ₆	25 ₆	25 ₁₅	25 ₁₅
L3				83	84	84	84	8 ₇	8 ₇	87	87	87	88	88	88	88	88
L4					194	194	194	194	194	194	194	194	194	3 ₁₃	3 ₁₃	3 ₁₃	3 ₁₃
L5						6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	6 ₅	7 ₁₆
L6									16 ₈	16 ₈	16 ₈	16 ₈	16 ₈	16 <mark>8</mark>	16 ₁₄	16 ₁₄	16 ₁₄
L7										35 ₉	35 <mark>9</mark>	35 ₉	35 ₉	35 ₉	35 <mark>9</mark>	35 ₉	35 ₉
	Μ	М	М	М	М	М	Н	Н	М	М	М	М	Н	М	Н	Н	М





Set Associative Mapping

Pilani Campus

Set Associative - Summary




- Makes use of advantages of Direct Mapped and Associative mapping
 - Block is mapped to a set (Direct mapping)
 - Within the block can be placed in any line (Associative)
- K-Way associative cache → K lines in a set
- Mapping function: i= j % v

Where i = cache set number

j = main memory block number

v = number of sets in the cache



Tag Set Number Block / Line Offset



A set associative cache memory consists of 128 lines divided into four line sets. The main memory consists of 16,384 blocks and each block contains 256 eight bit words.

a) How many bits are required for addressing the main memory?

Size of main memory = 16384 blocks

$$= 16384 \times 256 \times 8 \text{ bits}$$

$$= 16KB \times 256B$$

$$= 2^{14} \times 2^{8}$$



- A set associative cache memory consists of 128 lines divided into four line sets. The main memory consists of 16,384 blocks and each block contains 256 eight bit words.
- b) How many bits are needed to represent the TAG, SET and WORD fields?
- Block size = 256 bytes = 2^8 bytes
- # of bits in WORD offset = 8 bits
- Number of sets in cache = Number of lines in cache / Set size
 - = 128 blocks / 4 blocks = 32 sets
 - $= 2^5 sets$
- # of bits in set number = 5 bits



Number of bits in TAG = Number of bits in physical address - (Number of bits in set number + Number of bits in word)

= 22 bits - (5 bits + 8 bits)

= 9 bits

Thus, Number of bits in TAG = 9 bits

22 bits											
9	5	8									
Tag	Set	Word									



Consider 4-way set associative cache and Main Memory size of 4 MB Block Size 64B and Tag bits 10. Find Physical Address split and the size of Cache memory in terms of Bytes.

Solution:

Main Memory= $4MB = 2^{22}B$

PA Size = 22 bits

Block Size = 64B = 26B

Block Offset = 6 bits



No. of blocks in MM = (MM Size/Block Size)

$$= 2^{22}B / 2^{6}B = 2^{16} Blocks$$

Tag Bits = 10



Consider 4-way set associative cache and Main Memory size of 4 MB Block Size 64B and Tag bits 10. Find Physical Address split and the size of Cache memory in terms of Bytes.

Solution:

1-Set has 4 Lines

Set Size =
$$4 = 2^2$$

Set No. bits =
$$6 \rightarrow No.$$
 of Sets = 2^6

$$= 2^6 \times 2^2 = 2^8$$

$$= 2^8 \times 2^6 = 2^{14} = 16KB$$



Consider 8-way set associative cache with cache size 256KB of memory and the number of TAG bits are 8. Find the size of min memory in terms of Bytes.

Solution:

Given:

- Cache Size: 256KB
- Tag Bits:8
- 8-way Set associative cache






Consider 8-way set associative cache with cache size 256KB of memory and the number of TAG bits are 8. Find the size of main memory in terms of Bytes.

Solution:

Given:

- 8-way Set associative cache → 8 lines per set
- Cache Size = (No. of Sets x Set Size) x Block Size
- $256K = (2^{x} \times 8) \times 2^{y}$
- $2^8 \times 2^{10} = (2^{\times} \times 2^3) \times 2^{\vee}$
- $2^{18}/2^3 = 2^{(X+Y)}$
- $2^{15} = 2^{(X+Y)}$



- No of bits required to address MM = 8+15= 23 bits
- MM Size = 2²³ B



A system has a main memory of 128 Bytes and a cache size of 32 Bytes with 8 Bytes per cache block. Assume that the size of each memory word is 1 byte. if the cache is organized as a 2-way set-associative cache. Find out TAG, SET, and WORD field bits.

- Block size = 8 bytes = 2³ Bytes → WORD = 3bits
- Cache size = 32 Bytes = 25 Bytes
- Number of lines = Cache size / Block size = $2^{5}/2^{3}$ Bytes = $2^{2} \rightarrow 4$
- Number of cache lines per set = 2 (2-way set associative)
- Number of Sets = Number of lines/lines per Set = 4 / 2 = 2
- # bits for identifying a SET = 1
- Total number of address bits = $7 (128 \text{ Bytes MM} = 2^7)$
- TAG = 7 (3+1) = 3bits





b) When a program is executed, the processor requests data from the following word addresses:

0001010,0010010

For each of the above addresses, find out for which set it will map.

For the word address: 0001010
 000 1 010 → Set-1



For the word address: 0010010

Problem 9: Set Associative (LRU)

- Consider a 2 way set associative cache with 4 cache lines (0-3). The memory block requests are in the order-
- 4, 3, 25, 8, 4, 6, 25, 8, 16, 35, 4
- If LRU replacement policy is used, calculate the hit ratio and miss ratio

Problem 9: Set Associative (LRU) ovate achieve

		4	3	25	8	4	6	25	8	16	35	4
	Time	0	1	2	3	4	5	6	7	8	9	10
Set 0	LO											
	L1											
Set 1	L2											
	L3											
	H/M											

Problem 9: Set Associative (LRU)



BN (j)	4	3	25	8	4	6	25	8	16	35	4
#of Sets(v	2	2	2	2	2	2	2	2	2	2	2
i=j%v	0	1	1	0	0	0	1	0	0	1	0

		4	3	25	8	4	6	25	8	16	35	4
	Time											
	LO											
Set 0	L1											
C - + 1	L2											
Set 1	L3											
H/M												

- Consider a 2 way set associative cache with 4 cache lines (0-3). The memory block requests are in the order-
- 4, 3, 25, 8, 4, 6, 25, 8, 16, 35, 4
- If FIFO replacement policy is used, calculate the hit ratio and miss ratio

Problem 10: Set Associative (FIFTO) achieve lead

		4	3	25	8	4	6	25	8	16	35	4
	Time	0	1	2	3	4	5	6	7	8	9	10
Set 0	LO											
	L1											
Set 1	L2											
	L3											
	H/M											

Problem 10: Set Associative (FIFO) achieve

			.						(, _			
BN (j)	4	3	25	8	4		6	25	8	16	35	4
#of Sets(v)	2	2	2	2	2		2	2	2	2	2	2
i=j%v	0	1	1	0	0		0	1	0	0	1	0
		4	3	25	8	4	6	2!	5 8	16	35	4
	Time											
Cat O	LO											
Set 0	L1											
Cot 1	L2											
Set 1	L3											
	H/M											

Thank You