



COMPUTER ORGANIZATION AND SOFTWARE SYSTEMS

Job Sequencing and Collision Prevention

WEBINAR

Dr. Lucy J. Gudino Shamanth N.

Pipeline




Linear vs Nonlinear pipelines:

Linear pipeline

- A linear pipeline processor is a cascade of Processing Stages which are linearly connected to perform fixed function over a stream of data flowing from one end to the other.
- Linear pipeline are static pipeline because they are used to perform fixed functions


Nonlinear pipeline

- Non-Linear pipeline are dynamic pipeline because they can be reconfigured to perform variable functions at different times.
- Non-Linear pipeline allows feed-forward and feedback connections in addition to the streamline connection
- Reservation Table The utilization pattern of successive stages in a pipeline is specified by a Reservation Table




Reservation Table

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		




Reservation Table

	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		




Reservation Table

	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		




Reservation Table

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table


Ti	me	\rightarrow

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		




Reservation Table

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S 2			X		X			
S 3				X		X		



Reservation Table

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		




Reservation Table

 $\mathsf{Time} \to$

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		

Stage →




Reservation Table

 $\mathsf{Time} \to$

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		

Stage →




Reservation Table

S		0	1	2	3	4	5	6	7
Stag	S 1	X	X					X	X
e →	S 2			X		X			
	S 3				X		X		

S
a
ڥ
P
\downarrow

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
X	X					Χ	Χ												
		Χ		Χ															
			X		X														



Reservation Table

 $\mathsf{Time} \! \to \!$

Stage \rightarrow


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		

U.
7
Š
æ
1

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
X	Χ					Χ	Χ												
		X		X															
			X		X														

X





Reservation Table

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S 2			X		X			
S 3				X		X		

(0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Stag	X	Χ					X	Χ	Y	Y					Y	Y				
@ 25			X		Χ						Y		Y							





Job Sequencing and Collision Prevention

BITS Pilani

Pilani Campus

innovate achieve lead

Terms and definitions

- Collision: when two or more initiations attempt to use the same stage at the same time
- Initiation: Launching of an operation
- Latency: The number of cycles that elapse between two initiations or number of time units between two initiations
- Latency Sequence: The sequence of latencies between successive initiations
- Latency cycle: A latency sequence that repeats itself
- Procedure to choose a latency sequence is called Control Strategy

Steps

- 1. Find forbidden set of latencies
- 2. Prepare collision vector
- 3. Construct the state diagram
- 4. Find the list of simple cycles and greedy cycles
- 5. Find, the minimum average latency

innovate achieve lead

1. Forbidden set of latencies


 Forbidden set F = {L1, L2,....Lr}, contains all possible latencies that cause collision between two initiations

1. Forbidden set of latencies



	0	1	2	3	4	5	6	7	8	Latency
S1	X								X	8
S2		Х	Х					Х		1,6,5
S3				Х						-
S4					X	Х				_1
S5							X	X		1

Forbidden Set of latencies



Forbidden set of latencies (contd..)

	0	1	2	3	4	5	6	7	8	8	10	11	12	13
S1	Χ								X					
S2		X	Χ.					X						
S3				Χ										
S4					X	Χ								
s5							x	Χ						

innovate achieve lead

3. Collision Vector

- Is a binary vector
- C=(Cn,C2, C1) where Ci=1 if $i \in F$

	0	1	2	3	4	5	6	7	8
S1	X								X
S2		X	Х					X	
S3				Х					
S4					Х	Х			
S5							X	X	-


Latency	
8	
1,6,5	
-	
1	
1	

$$F = \{1,5,6,8\}$$


$$C = (C8 C7 C6 C5 C4 C3 C2 C1)$$

$$= (1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1)$$

= Initial Vector



Shift right the bits of initial Vector, If shift out bit is zero, do bitwise OR of shift right value with initial vector, else do nothing




Similar to shifting of bits of state S0, Vectors of S1, S2, S3 and S4 is also done.



Important Terms

- Average latency of a latency cycle is obtained by dividing the sum of all latencies by the number of latencies along the cycle
- Constant cycle: is a latency cycle which contains only one latency value
- Simple Cycle: is a latency cycle in which each state appears only once
- Greedy Cycle: whose edges are all made with minimum latencies from their respective starting states
- Minimum average latency(MAL)
- Throughput = inverse of MAL



Simple Cycle

S0:

(2, 7): Avg. 4.5

(2,2,7): Avg. 3.6

(4,3,7): Avg. 4.6

(3,7): Avg. 5

(7): Avg. 7

(4,7): Avg. 5.5

S2:

(4,3): Avg. 3.5

S3:

(3,4) : Avg. 3.5

Constant Cycle (Cycle

with only one edge): 7

Greedy Cycle:

(Whose edges are all made with minimum latency from their respective starting states)

(2,2,7): Avg. 3.6

(2,7,2) : Avg. 3.6

(4,3) : Avg. 3.5

(3,4) : Avg. 3.5

Final Greedy Cycle:

(2,2,7) : Avg. 3.6

(3,4) : Avg. 3.5

Final Greedy Cycle:

(2,2,7) : Avg. 3.6

(3,4) : Avg. 3.5

Next task can be schedule from time = 3 or time 4

	0	1	2	3	4	5	6	7	8	9	10	11	12	13
S1	Χ								X					
S2		X	X					X						
S3				Χ										
S4					X	Χ								
s5							Х	Χ						

	0	1	2	3	4	5	6	7	8
S1	X								X
S2		X	X					X	
S3				X					
S4					Х	Х			
S5							X	Х	

lead