


Simple SIC Hardware Organization (separate I/O:memory bus and CPU:memory bus)



Single Bus CPU Architecture for Implementing Simple SIC





Gating Signals:

$$\begin{split} & \text{IC}_{out}, \, \text{IC}_{in}, \, \text{Addr}_{out}, \, \text{IR}_{in}, \, \text{MAR}_{in}, \, \text{MDR}_{out}, \, \text{MDR}_{in}, \\ & \text{A}_{out}, \, \text{A}_{in}, \, \text{X}_{out}, \, \text{X}_{in}, \, \text{L}_{out}, \, \text{L}_{in}, \, \text{Y}_{in}, \, \text{Z}_{out}, \, \text{Z}_{in} \end{split}$$

Memory I/O control signals:

Read, Write, WaitM (Wait for Memory)

ALU commands:

Add, Sub, Set carry (to 1), ShiftR Y, ShiftL Y, Clear Y, Compare, GT, LT, EQ, NE

A full microcode sequence for the ADD instruction to accumulate in A:

$$\begin{array}{l} \textbf{Instruction} \\ \textbf{fetch} \end{array} \begin{cases} & \text{IC}_{out}, \, \text{MAR}_{in}, \, \text{Read}, \, \text{Clear Y}, \, \text{Set carry}, \, \text{Add}, \, Z_{in} \\ & Z_{out}, \, \text{IC}_{in}, \, \text{WaitM} \\ & \text{MDR}_{out}, \, \text{IR}_{in} \\ \\ \textbf{Operand} \\ & \textbf{fetch} \end{cases} \begin{cases} & \text{Addr}_{out}, \, \text{MAR}_{in}, \, \text{Read} \\ & A_{out}, \, Y_{in}, \, \text{WaitM} \\ \\ \textbf{Accumulate} \end{cases}$$

Each line of microcode represents those signals which are "on". All others are presumed to be "off".

The ALU command "Compare" activates a comparison of the value in register Y against the value from the bus and sets the lead bit of the status word SW to 0 for the case "=" and 1 for the case "≠". If the case is "≠", the next bit is also set, with 1 0 indicating "<" Y and 1 1 indicating ">" Y.

This can be used to construct a machine language "compare to A" instruction

to compare the contents of register A against the data at the referenced address, setting the status word.

The ALU instructions EQ, LT, GT, and NE operate as follows:

For any of SW=1 0 and LT, SW=1 1 and GT, SW=0 - and EQ, SW=1 - and NE, ALU input from line "b" is routed to ALU output "c" and otherwise ALU input from line "a" is routed to ALU output "c"; i.e., LT, GT, EQ, and NE cause either the bus (input a) or register Y (input b) to be routed to the ALU output (output c) depending on the current value in the status word (SW). LT, GT, EQ, and NE allow the construction of conditional branch instructions.

The routing patterns are summarized by the following diagram:

	ALU routing on				
SW (after Compare)	EQ	NE	LT	GT	
0 0	$Y \rightarrow Z$	$ ext{bus} o ext{Z}$	$ ext{bus} o ext{Z}$	bus → Z	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$Y \rightarrow Z$	$\texttt{bus} \to \texttt{Z}$	bus $ ightarrow$ Z	bus \rightarrow Z	
1 0 (bus < Y)	bus $ ightarrow$ Z	$Y \ \to \ Z$	${\tt Y} \; \to \; {\tt Z}$	$\texttt{bus} \to \texttt{Z}$	
≠ { 1 1 (bus > Y)	bus $ ightarrow$ Z	$Y \rightarrow Z$	bus $ ightarrow$ Z	$Y \rightarrow Z$	

For example, assuming the status word was set by an earlier instruction (such as COMP), a microcode sequence such as "jump on greater than"

which causes a branch (or jump) to the referenced address if SW=1 1 can be constructed. Its format might be as follows:

$$\begin{aligned} & \textbf{Instruction} & \begin{cases} & \text{IC}_{out}, \text{MAR}_{in}, \text{Read}, \text{Clear Y, Set carry, Add, } Z_{in} \\ & Z_{out}, \text{IC}_{in}, \text{WaitM} \\ & \text{MDR}_{out}, \text{IR}_{in} \end{cases} \\ & \textbf{Set branch} & \begin{cases} & \text{Addr}_{out}, \text{Y}_{in} \\ & \text{IC}_{out}, \text{GT, } Z_{in} \end{cases} \\ & \textbf{Set branch} & Z_{out}, \text{IC}_{in} \\ & \text{End} \end{cases}$$