FPGA tutorial

Lecture 6

02.12.2020

Jochen Steinmann





Think hardware!












• Example:



We would like to have this for 4 digits \rightarrow Up to 9999





BCD Algorithm

- 1.If any column (1000's, 100's, 10's, 1's) is 5 or greater add 3 to that column
- 2. Shift all #'s to the left 1 position
- 3.If **14** shifts are done, it's finished. Evaluate each column for the BCD values
- 4.Go to step 1.

9999 = 10 0111 0000 1111





BCD - Example

100's	10's	1's	Binary	Operation	
			1010 0010		 162
		1	010 0010	<< #1	
		10	10 0010	<< #2	
		101	0 0010	<< #3	
		1000	0 0010	add 3	1 cycle
	1	0000	0010	<< #4	1 Cycle
	10	0000	010	<< #5	
	100	0000	10	<< #6	
	1000	0001	0	<< #7	
	1011	0001	0	add 3	11-
1	0110	0010		<< #8	1 cycle
<u></u>	6	1			-





Lecture 05a begin

<u>process(i_slv_binary)</u>

BCD decoder

```
-- temporarly variables
       variable huns : unsigned ( 3 downto 0) := (others => '0');
       variable tens : unsigned ( 3 downto 0) := (others => '0');
       variable ones : unsigned ( 3 downto 0) := (others => '0');
   begin
        -- reset all outputs
        huns := (others => '0');
       tens := (others => '0');
       ones := (others => '0');
                                        entity bcd is
                                              GENERIC (
       for i in 7 downto 0 loop
                                             );
                                            port(
            if (huns >= 5) then
                                                i slv binary : in std logic vector(7
                                                                                              downto 0);
                huns := huns + 3:
                                                o slv decimal : out std logic vector( 3*4-1 downto 0)
            end if;
                                            );
            if (tens >= 5) then
                                        end bcd;
               tens := tens + 3;
            end if:
            if (ones >= 5) then
               ones := ones + 3;
            end if:
            huns := huns(2 downto 0) & tens(3);
           tens := tens(2 downto 0) & ones(3);
           ones := ones(2 downto 0) & i slv binary(i);
            -- report "ones " & integer'image( to integer(ones) );
       end loop;
       o slv decimal <= std logic vector(huns) & std logic vector(tens) & std logic vector(ones);</p>
   end process;
end behavior;
```



What is happening inside VHDL

```
huns := huns(2 downto 0) & tens(3);
tens := tens(2 downto 0) & ones(3);
ones := ones(2 downto 0) & i_slv_binary(i);
```





1	0	3	2	1	0	3	2	1	0	7	6

7	6	5	4	3	2	1	0

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---











VHDL





Arrays

First attempt to use some more storage

- Up to now, we have handled "just" 8 bit at once
- But let us assume, that we get every 2ns 10 bit from our ADC
- We would like to store some of these samples for further processing
 - e.g. averaging, some fancy algorithms etc.
- Note that arrays are usually implemented using
 - gates and flip-flops
 - not ROM's and RAM's






Defining our own type

VHDL allows defining your own type

Today we define a global type, which has to be encapsulated in a package



Library work is our current workspace.





Using arrays

Quite similar to std_logic_vector

```
architecture behavior of MultiBitShift is
    signal shift_reg : slv8_array_t(7 downto 0) := (others=>(others=>'0'));
```

Initialisation with 0





Arrays in gtwave

- Not supported by VCD file
- But we can change to ghw output of GHDL, there it is supported
 - The makefile, I've provided has alredy this changes included.





When to use which FPGA





Use the one, which fits your requests and money






How to select the proper FPGA

A incomplete guide

- Vendor
 - Is the vendor given by e.g. the collaboration
 - Does some of your collegues have experience with a certain vendor
 - Which license do we need to program the FPGA (is there a free license?)
- Interfaces, do we need some special interfaces
 - PCIe, PCI, High Speed, Memory etc.
- Speed
 - Which signal speed do we have to expect?
- Timing
 - What are the timing requests?
 - How many bits at which time?
- Amount of logic
 - What do we have to implement?
- PCB layout ?
 - How about the constrains from this?







How to select the proper FPGA?

- For sure, the largest FPGA would fullfill all our needs
 - But in most cases out of budget!

Select a FPGA, which is **slightly** larger than your estimate!





Let's have a look at XILINX

A vendor, which is quite common in HEP

45nm 28nm 20nm 16nm

SPARTAN.

VIRTEX.

KINTEX.

ARTIX.

SPARTAN.

SPARTAN.

10nm

VIRTEX.





Xilinx

Artix 7 Artix-7 FPGAs

30€

Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V) Part Number XC7A12T XC7A15T XC7A25T XC7A35T XC7A50T XC7A75T XC7A100T XC7A200T 12,800 33,280 Logic Cells 16,640 23,360 52,160 75,520 101,440 215,360 Logic Slices 2,000 2,600 3,650 5,200 8.150 11,800 15,850 33,650 Resources **CLB Flip-Flops** 16,000 20,800 29,200 41,600 126,800 269,200 65,200 94,400 Maximum Distributed RAM (Kb) 171 200 313 400 600 892 1,188 2,888 Memory Block RAM/FIFO w/ ECC (36 Kb each) 45 20 25 50 75 105 135 365 Resources 720 900 1,620 1,800 2,700 Total Block RAM (Kb) 3,780 4,860 13,140 3 5 3 5 5 10 Clock Resources CMTs (1 MMCM + 1 PLL) 6 6 Maximum Single-Ended I/O 150 250 150 250 250 300 300 500 I/O Resources Maximum Differential I/O Pairs 72 120 72 120 120 240 144 144 **DSP Slices** 40 45 80 90 120 180 240 740 PCle® Gen2(1) 1 1 1 1 1 1 1 1 Embedded Analog Mixed Signal (AMS) / XADC 1 1 1 1 1 1 1 1 Hard IP 1 1 1 1 1 1 Configuration AES / HMAC Blocks 1 1 Resources GTP Transceivers (6.6 Gb/s Max 2 4 4 4 4 8 8 16 Rate)(2) -1, -2 -1, -2 Commercial Temp (C) -1, -2 -1, -2 -1, -2 -1, -2-1, -2 -1, -2Extended Temp (E) -2L, -3 Speed Grades Industrial Temp (I) -1, -2, -1L Dimensions **Ball Pitch** Package^{(3), (4)} Available User I/O: 3.3V SelectIO™ HR I/O (GTP Transceivers) (mm) (mm) CPG236 106 (2) 106 (2) 106 (2) 10 x 10 0.5 CPG238 10 x 10 0.5 112 (2) 112 (2) CSG324 15 x 15 0.8 210 (0) 210 (0) 210 (0) 210 (0) 210 (0) CSG325 15 x 15 0.8 150 (2) 150 (4) 150 (4) 150 (4) 150 (4) FTG256 17 x 17 1.0 170 (0) 170 (0) 170 (0) 170 (0) 170 (0) SBG484 19 x 19 0.8 285 (4) FGG484⁽⁵⁾ 250 (4) 23 x 23 1.0 250 (4) 250 (4) 285 (4) 285 (4) Footprint Compatible FBG484⁽⁵⁾ 23 x 23 285 (4) 1.0





300 (8)

400 (8)

500 (16)

300 (8)

Footprint Compatible FGG676⁽⁶⁾

FBG676⁽⁶⁾

FFG1156

27 x 27

27 x 27

35 x 35

1.0

1.0

1.0

Kintex® UltraScale+™ FPGAs

UltraScale +

		Device Name	KU3P	KU5P	KU9P	KU11P	KU13P	KU15P	KU19P
	System	Logic Cells (K)	356	475	600	653	747	1,143	1,843
Logic	CLE	B Flip-Flops (K)	325	434	548	597	683	1,045	1,685
		CLB LUTs (K)	163	217	274	299	341	523	842
	Max. Distribu	ted RAM (Mb)	4.7	6.1	8.8	9.1	11.3	9.8	11.6
Memory	Total Bl	ock RAM (Mb)	12.7	16.9	32.1	21.1	26.2	34.6	60.8
	L	JltraRAM (Mb)	13.5	18.0	0	22.5	31.5	36.0	81.0
Clocking	Clock Mgn	nt Tiles (CMTs)	4	4	4	8	4	11	9
		DSP Slices	1,368	1,824	2,520	2,928	3,528	1,968	1,080
Integrated	PCIE4 (PC	Cle® Gen3 x16)	1	1	0	4	0	5	0
Integrated IP		le® Gen3 x16 / Gen4 x8 /CCIX)	0	0	0	0	0	0	3
	15	50G Interlaken	0	0	0	1	0	4	0
	100G Ethernet	w/ KR4 RS-FEC	0	1	0	2	0	4	1
	Max. Single-I	Ended HD I/Os	96	96	96	96	96	96	72
I/O	Max. Single-	Ended HP I/Os	208	208	208	416	208	572	468
1,0	GTH 16.3Gb/	's Transceivers	0	0	28	32	28	44	0
	GTY 32.75Gb/	s Transceivers	16	16	0	20	0	32	32
Speed Grades		Extended ⁽¹⁾	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3			
speed Grades		Industrial	-1 -1L -2	-1 -1L -2	-1 -1L -2	-1 -1L -2	-1 -1L -2	-1 -1L -2	-1 -1L -2
		Dimensions (mm)			HD I/O,	HP I/O, GTH 16.3Gb/s, GTY	32.75Gb/s		
ier	B784 ⁽⁴⁾	23x23 ⁽⁵⁾	96, 208, 0, 16	96, 208, 0, 16					
lentij	A676 ⁽⁴⁾	27x27	48, 208, 0, 16	48, 208, 0, 16					
Onm int ia	B676	27x27	72, 208, 0, 16	72, 208, 0, 16					
ith 2 ootpr	D900 ⁽⁴⁾	31x31	96, 208, 0, 16	96, 208, 0, 16		96, 312, 16, 0			
ble w me fa	E900	31x31			96, 208, 28, 0		96, 208, 28, 0		
ηρατί th sa	A1156 ⁽⁴⁾	35x35				48, 416, 20, 8		48, 468, 20, 8	
Footprint compatible with 20nm UltraScole Devices with same footprint identifier	E1517	40x40				96, 416, 32, 20		96, 416, 32, 24	
tprin Jevica	A1760	42.5x42.5						96, 416, 44, 32	
Foo cale [E1760	42.5x42.5						96, 572, 32, 24	
traSc	J1760	42.5x42.5							72, 468, 0, 32
5	B2104	47.5x47.5							72, 468, 0, 32



Zynq®-7000 SoC Family

ZYNQ

				(Cost-Optimi	zed Device	Mid-Range Devices							
	[Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100		
	F	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100			
				Single-Core			Dual-Core			l-Core				
	Pro	ocessor Core	Arm® Co	ortex®A9 M	PCore™	Arm C	ortex-A9 M	PCore			c-A9 MPCore			
			U	p to 766MH			p to 866MF				1GHz ⁽¹⁾			
(PS)	Processo	r Extensions	NEON™ SIMD Engine and Single/Double Precision Floating Point Unit per processor											
E		L1 Cache	32KB Instruction, 32KB Data per processor											
stei		L2 Cache						512KB						
Sys		hip Memory						256KB						
ing	External Memo						-	DR3L, DDR2						
ess	External Static Memo							ad-SPI, NAN						
Processing System	DI	MA Channels					•	dedicated t	•	6016				
4	Davids and and the	Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO											
	Peripherals w/ bu	ilit-in DMA'-'	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO RSA Authentication of First Stage Boot Loader,											
		Security ⁽³⁾	AES and SHA 256b Decryption and Authentication for Secure Boot											
			2x AXI 32b Master, 2x AXI 32b Slave											
		ng System to	4x AXI 64b/32b Memory											
	Programmable Logic Int		AXI 64b/32b Memory											
	(Primary Interfaces & Inte	errupts Only)						ts						
	7 Series P	L Equivalent	Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7		
		Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K		
Ţ.	Look-Up T	Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400		
<u>-</u>		Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800		
ogi		al Block RAM	1.8Mb (50)	2.5Mb	3.8Mb	2.1Mb	3.3Mb	4.9Mb	9.3Mb	17.6Mb	19.2Mb	26.5Mb		
e L	(# 36Kb Blocks)			(72)	(107)	(60)	(95)	(140)	(265)	(500)	(545)	(755)		
abl	DSP Slices			120	170	80	160	220	400	900	900	2,020		
E L		PCI Express®	_	Gen2 x4		_	Gen2 x4	_	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8		
Programmable Logic (PL)	Analog Mixed Signal (AN	2x 12 bit, MSPS ADCs with up to 17 Differential Inputs												
o d		Security ⁽³⁾			ES & SHA 25	6b Decrypt		or Secure Prog	grammable Log	ic Config				
Δ.		Commercial		-1			-1			-1		-1		
	Speed Grades	Extended		-2			-2,-3			-2,-3		-2		
Notos:		Industrial		-1, -2			-1, -2, -1L	-1, -2, -2L -1, -2, -2L						

Notes:

- 1. 1 GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.
- 2. Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.
- 3. Security block is shared by the Processing System and the Programmable Logic.





Lattice

MachXO2

MachXO2 & LatticeXP2 Series - Bridging and I/O Expansion FPGAs

Features						Ma	chXO	2™					Latt	iceXF	2™	
Device		LCMXO2-256	LCMXO2-640	LCMXO2-640U	LCMXO2-1200	LCMXO2-1200U	LCMXO2-2000	LCMXO2-2000U	LCMXO2-4000	LCMXO2-7000	LFXP2-5E	LFXP2-8E	LFXP2-17E	LFXP2-30E	LFXP2-40E	
	LUT	s	256	640	640	1280	1280	2112	2112	4320	6864	5 k	8 k	17 k	29 k	40 k
EBR SR	MAS	# of Blocks	0	2	7	7	8	8	10	10	26	9	12	15	21	48
	kbit	S	0	18	64	64	74	74	92	92	240	166	221	276	387	885
Distrib.	RAM	kbits	2	5	5	10	10	16	16	34	54	10	18	35	56	83
UFN	ı	kbits	0	24	64	64	80	80	96	96	256					
sysDSI		18x18 Blocks										3	4	5	7	8
Block	(S	Multipliers										12	16	20	28	32
P	LL + I	DLL	1+2 2+2							2+0 4+0						
DE	OR Su	pport	DDR 266, DDR2 266, LPDDR266								DDR/2 400					
Config	uratio	n Memory	Internal Flash								Internal Flash					
	ual B	oot⁴	✓							√						
Bit-stre	eam E	ncryption									✓					
Embedde	d Fun	ction Blocks	I ² C (2), SPI (1), Timer (1)													
		1.2 V				Z	E & H	E						✓		
Core V	/cc	1.8 - 3.3 V														
		2.5 - 3.3 V					HC							HC		
		С					V							V		
Temp).	1					V							V		
	AEC-Q100												✓			
0.4 mm Spacing																
WLCSP	25	2.5 x 2.5 mm				18			18							
	49 ²	3.2 x 3.2 mm						38								
ucBGA	64	4 x 4 mm	44													



Summary

The selection of the FPGA depends a lot on the application!





Exercises





Counter and BCD

- In order to test the BCD, we have simply put in a for loop with the values
- Change the for loop to a 8 bit counter!
 - Use the BCD module
 - Use the counter module

Practise connecting and using multiple modules!





Multi Bit Shift Register

- Same as the shift register (lecture 2)
- BUT: instead of shifting a 1 in a circle we want to store the latest 8 input values

