# FPGA tutorial

Lecture 5

25.11.2020

Jochen Steinmann





## **Discussion**

- If there are questions, please ask them
- There is enough time to discuss them.











#### Lecture 04 a

#### Addressdecoder


```
entity addressdecoder is
   generic(
                  : integer := 3;
       DATA BITS
       ONE HOT
                 : std logic := '1'
   );
   port(
                 : in std logic;
                                                                       -- enable
       i sl en
       i slv address : in std logic vector(DATA BITS-1 downto 0); -- address input
       o slv decoder : out std logic vector( (2**DATA BITS) -1 downto 0) -- decoded output
end addressdecoder;
architecture behavior of addressdecoder is
   signal adecoded: unsigned( (2**DATA BITS)-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i slv address, i sl en)
   begin
       if (i sl en = '1') then
           if ONE HOT then
               adecoded <= (others => '0');
               adecoded( to integer( unsigned(i slv address)) ) <= '1';</pre>
               adecoded <= (others => '1');
               adecoded( to integer( unsigned(i slv address)) ) <= '0';</pre>
           end if:
       end if;
   end process;
   o slv decoder <= std logic vector(adecoded);</pre>
end behavior;
```





#### Lecture 04 a

#### Addressdecoder







#### Lecture 04b

## 7 segment


```
entity segment7 is
   port(
       i slv number : in std logic vector( 3 downto 0); -- number input 0 - 9
       o slv segments : out std logic vector( 6 downto 0) -- segment output G - A
end segment7;
architecture behavior of segment7 is
begin
   process(i slv number)
   begin
       segLUT: case i slv number is -- "GFEDCBA"
           when "0000" => o slv segments <= "0111111"; -- 0
           when "0001" => o slv segments <= "0000011"; -- 1
           when "0010" => o slv segments <= "1011011"; -- 2
           when "0011" => o slv segments <= "1001111"; -- 3
           when "0100" => o slv segments <= "1100110"; -- 4
           when "0101" => o slv segments <= "1101101"; -- 5
           when "0110" => o slv segments <= "1111101"; -- 6
           when "0111" => o slv segments <= "0000111"; -- 7
           when "1000" => o slv segments <= "1111111"; -- 8
           when "1001" => o slv segments <= "1101111"; -- 9
           when others =>
                        o slv segments <= "1000000";
       end case segLUT;
   end process;
end behavior;
```





#### Lecture 04b

# 7 segment







# How many bits do we need for a certain value

#### Some calculation

Example for 999, we have to find the closest N for 2^N > 999

$$2^{N} = 999$$
 $\log_{2} 2^{N} = \log_{2} 999$ 
 $= \log_{2} 999$ 
 $= \log(999)/\log(2)$ 
 $= 9.96$ 
 $N = 10$ 





#### Lecture 04c

# Multiplexer

```
just some implementation
entity mux is
                                                                                                          from my side
   GENERIC (
                                                                                                          We can also do more fancy
                     : integer := 4; -- how many bits does each output have
       OUTPUT BITS
       SL0TS
                     : integer := 2 -- giving how many slots we would like to mux
                                                                                                          calculations in VHDL
   );
   port(
       i slv select : in std logic vector( integer(CEIL(LOG2(real(natural(SLOTS))))) - 1 downto 0);
                                                                                                          It is also fine to use:
       i slv input : in std logic vector( (SLOTS * OUTPUT BITS)-1 downto 0);
       o slv output : out std logic vector( OUTPUT BITS - 1 downto 0)
                                                                                                          std_logic_vector(7 downto 0)
end mux;
architecture behavior of mux is
begin
   process(i_slv_input, i_slv_select)
   begin
       if to integer(unsigned(i slv select)) < SLOTS then</pre>
          o slv output <= i slv input( (to integer(unsigned(i slv_select)) + 1) * OUTPUT_BITS -1 downto to_integer(unsigned(i_slv_select)) * OUTPUT_BITS );
       else
          o slv output <= (others => 'X');
       end if;
   end process:
   behavior:
```






## **Lecture 04c**

# Multiplexer

Time	
	input[15:0] =C3F0
o_slv_	output[3:0] =0
	sel[1:0]=0







#### A bit more on the real calculation

# Doing complex calculations in VHDL

- In simulation you might want to do some more complex calculations, where you need floating numbers
  - Simulate some analog effects etc.
- There is a solution in VHDL (which cannot been implemented on the FPGA)
  - New datatype REAL it can store floating point numbers

NATURAL is a subset of integer 0 – maximal integer











# **Difference FPGA / Microcontroller**






#### Difference between Mikrocontroller and FPGA

## **Pros and Cons**

FPGA	Microcontroller				
Parallel "calculation"	Sequential calculation				
Limited amount of logic blocks	Can handle more complex tasks (but slower)				
Example: $X = (A+B)$ , $Y = (C+D)$ , $Z = (X - Y)$					
2 Steps	12 Steps				



load A
load B
add
store X
load C
load D
add
store Y
load X
load Y
sub
store Z





# **VHDL**





# For loop

#### addition

can also run downwards

```
for I in 0 to 3 loop

if (A = I) then

Z(I) \le '1';

end if;

end loop;
```

```
for I in 3 downto 0 loop

if (A = I) then

Z(I) \le '1';

end if;

end loop;
```

Keep in mind, we can use for loops to **describe** our algorithms.





#### **Variables**

- Until now, we know
  - input / output
  - Signals
  - They all store information over more than one clock cycle
- Sometimes, you need to store information just in order to make your algorithm be more understandable, or look more simple
  - variable
- variables are defined between process( sens\_list ) and begin
- Assignments are done by using := (not <= as for signals and in / out)</li>





## report

- Sometimes, e.g. if you simulate you want to output some information to the console
- Useable to detect cases, which are quite rare or when you have to get some information, which you cannot show in the simulation output.
  - calculations of constants etc.
- This is not synthesable and hence does not work on the FPGA.

report "ones " & integer'image( to\_integer(ones) );






# **Exercises**





# • Example:



We would like to have this for 4 digits  $\rightarrow$  Up to 9999





# **BCD Algorithm**

- 1. If any column (100's, 10's, 1's) is 5 or greater add 3 to that column
- 2. Shift all #'s to the left 1 position
- 3. If 8 shifts are done, it's finished. Evaluate each column for the BCD values
- 4.Go to step 1.





# **BCD - Example**

100's	10's	1's	Binary	Operation	
			1010 0010		<del> 162</del>
		1	010 0010	<< #1	
		10	10 0010	<< #2	
		101	0 0010	<< #3	
		1000	0 0010	add 3	1 ovolo
	1	0000	0010	<< #4	1 cycle
	10	0000	010	<< #5	
	100	0000	10	<< #6	
	1000	0001	0	<< #7	
	1011	0001	0	add 3	11-
1	0110	0010		<< #8	1 cycle
1	<b>†</b>	1			- -





#### How does the BCD look behave





