# FPGA tutorial Lecture 4

18.11.2020

Jochen Steinmann











#### Solution 03a

#### **Counter with GENERIC**

```
entity counter is
   generic(
       DATA WIDTH : integer := 8
   );
   port(
       i sl CLK : in std logic;
                                                                      -- clock
       i sl en : in std logic;
                                                                      -- enable
       i sl dir : in std logic;
                                                                      -- direction
       o slv counter: out std logic vector(DATA WIDTH-1 downto 0) -- counter
end counter;
architecture behavior of counter is
   signal cnt : unsigned(DATA WIDTH-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
   begin
       if rising edge(i sl CLK) then
           if (i sl en = '1') then
               if(i sl dir = '0') then
                   cnt \ll cnt + 1;
               else
                   cnt <= cnt - 1;
               end if;
           end if:
           o slv counter <= std logic vector(cnt);</pre>
       end if;
   end process;
end behavior;
```

Jochen Steinmann | RWTH Aachen University





#### Solution 03c

#### **Testbench**


```
BEGIN
    -- Instance of unit under test.
    uut: counter
    PORT MAP (
       i sl CLK
                   => CLK,
       i sl en
                => en,
        i sl dir => dir,
        o slv counter => o slv counter
    );
   uut2: counter
    GENERIC MAP (
        DATA WIDTH => 9
    PORT MAP (
        i sl CLK => CLK,
       i sl en
                   => en,
       i sl dir => dir,
        o slv counter => o slv counter2
    -- test bench definition.
   tb CLK :process
    begin
       CLK <= '0';
       wait for 1 ns;
       CLK <= '1';
       wait for 1 ns;
    end process;
END;
```





## Solution 03 a

#### ads







#### **Solution 03b**

#### **Counter with RESET**

```
i sl rst
                                                                            : in std logic;
                                                                  o slv counter: out std logic vector(DATA WIDTH-1 downto 0)
                                                                                                                          -- counter
                                                           end counter;
architecture behavior of counter is
   signal cnt : unsigned(DATA WIDTH-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
    begin
       if rising edge(i sl CLK) then
            if (i sl en = '1') then
                if( i sl rst = '1' ) then
                                                -- option 1 ( reset when enabled )
                    cnt <= (others => '0');
                                                -- we have to make sure, that we
                else
                                                -- are not resetting and counting
                                                -- at the same time
                    if(i sl dir = '0') then
                        cnt <= cnt + 1;
                    else
                        cnt <= cnt - 1;
                    end if;
                end if;
            elsif ( i sl rst = '1') then
                                                -- option 2 ( reset when disabled )
                cnt <= (others => '0');
            end if:
            o slv counter <= std logic vector(cnt); -- option la ( o slv counter is always 1 clock cycle late related to cnt )
        end if:
        o slv counter <= std logic vector(cnt); -- option 1b ( o slv counter is always 1 clock cycle late related to cnt )
    end process;
                                                 -- option 2 ( o slv counter and cnt have the same value at the same clock cycle)
    -- o slv counter <= std logic vector(cnt);
end behavior;
```

entity counter is generic(

port (

DATA WIDTH

i sl CLK

i sl en

i sl dir

: integer := 8

: in std logic;

: in std logic;

: in std logic;






-- clock

-- enable

direction

## Solution 03 b

#### asd







# A short look, where to assign the outputs

#### Inside CLK process or outside

- Option 01 inside CLK process
  - Rising edge

Output delayed by 1 clock cycle

No rising egde


Output delayed by 0.5 clock cycle


Action on falling edge


- should be avoided

Option 02 outside CLK process

Output delayed by 0 clock cycle











#### Solution 03c

```
entity pwm is
   generic(
       DATA WIDTH
                     : integer := 8
    );
   port(
       i sl CLK
                   : in std logic;
                                                                       -- clock
                  : in std logic vector(DATA WIDTH-1 downto 0);
       i slv val
                                                                       -- pwm value
                     : out std logic
       o sl pwm
                                                                       -- pwm output
    );
end pwm;
                                              signal slv pwm cnt : std logic vector(DATA WIDTH-1 downto 0) := (others => '0');
                                          begin
                                              pwm cnt: counter
                                              GENERIC MAP(
                                                  DATA WIDTH => DATA WIDTH
                                              PORT MAP (
                                                  i sl CLK => i sl clk,
                                                  i sl en => '1',
                                                  i sl dir => '0',
                                                  i sl rst
                                                           => '0',
                                                  o slv counter => slv pwm cnt
                                              );
                                              process(i sl CLK)
                                              begin
                                                  if rising edge(i sl CLK) then
                                                      if unsigned(slv pwm cnt) >= unsigned(i slv val) then
                                                          o sl pwm <= '0';
                                                      else
                                                          o sl pwm <= '1';
                                                      end if;
   Jochen Steinmann | RWTH Aachen University
                                                  end if;
                                              end process;
```

end behavior;

#### Solution 03 c

#### **PWM**




You might have seen some warning like this:

../../src/ieee2008/numeric\_std-body.vhdl:1624:7:@1ns:(assertion warning): NUMERIC\_STD.">=": metavalue detected, returning FALSE

At the beginning there is (depending on the implementation) a short time of

undefined:













# **VHDL**





#### **VHDL**

# for loop

For writing testbenches or even some algorithms, sometimes, it is useful to use loops

```
for I in 0 to 3 loop

if (A = I) then

Z(I) \le '1';

end if;

end loop;
```

There is no need to define the loop parameter (e.g. I)





#### **Calculation with GENERIC**

- Sometimes, you have to give certain values, which rely on each other
- As an example, you have to constrain the vector width and the numbers
  - Let's assume BIT\_WIDTH is 3
  - std\_logic\_vector(BIT\_WIDTH -1 downto 0)3 bit (2 0)
  - std\_logic\_vector( (2\*\* BIT\_WIDTH) -1 downto 0)
    2^3 = 8 bit (7 0)



#### **VHDL - CASE**

Also case is quite useful, when we want to build some logic

```
C2: case y is

when "00" => Out_2 <= 0;
when "01" => Out_2 <= 1;
when others => Out_2 <= 3; -- would be "10" and "11"

end case C2;

CASE input IS
WHEN "00" =>

output0 <= '1';
output1 <= '0';
output2 <= '0';
output3 <= '0';
```





# **Excercises**






# Talking to many devices

- Address decoder
- selects only one device3 out of 8
- 2 different types
  - one hot

(1)

- one cold

- (0)
- all others inverted logic level



one famous type: 74 HC 138





# **Logic table of 74HC138**

#### FUNCTION TABLE

ENABLE INPUTS		SELECT INPUTS			OUTPUTS								
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	<b>Y</b> 7
							dis	sab	led				
			L	Ł	E	L.	н	Н	Н	H	Н	Н	Н
			$^{\circ}L^{\circ}$	L	H	H	LS	H	H	Н	H	H	Н
			L	H	E	н	H	L	н	H	H	Н	Н
			L	H	н	Н	Н	H	L	Н	H	Н	Н
			Н	L	Ľ	Н	Н	н	Н	L	Н	Н	Н
			Н	L.	Н	Н	н	H	Н	Н	L	Н	Н
			Н	Н	Ê	Н	Н	Н	Н	Н	Ĥ	L	Н
			Н	Н	H	н	н	Ĥ	н	Н	Ĥ	Н	L





#### Need of an address decoder?

- Independent:
  - outside FPGA
  - inside FPGA
- Different logic blocks (chips) have to be addressed.
  - ensure that only one is active and talks with the master
  - if multiple devices (slave) are active, may cause short circuits and lot of trouble





#### **Excercise 12**

- Address encoder
  - if talking to multiple chips, you have to ensure, that only one is selected at the same time!
  - Two options
    - one hot  $\rightarrow$  selected chip 1, others 0
    - one cold  $\rightarrow$  selected chip 0, others 1
  - Input
    - 2 bit (0-3)
  - Output
    - 4 bit

**Hint:** 

you can use a bus to access elements of a bus  $a[b] \rightarrow will$  access the bit b of a





# **Output to humans**

- There are many ways how an FPGA device can communicate with the "operator"
  - High energy physics
    - mostly remote access  $\rightarrow$  e.g. Network etc.
  - Consumer devices
    - need graphical menues
      - LEDs  $\rightarrow$  easy
      - 7-Segment displays → more complex, but still simple
      - LCDs → too complex for this course






#### **Difference**

- Humans use decimal system
- FPGAs and computers use binary system

- Need to convert between different worlds
  - $-1001 \rightarrow 9$



# 1<sup>st</sup> 7 segment lookup table






#### **Excercise 13**

- Heading forwards to display numbers on the 7-segement display
- Lookup table for 7 segment display
  - 7 segments can display 10 values 0 9
  - depending on the input different outputs have to be switched on
- Inputs 4 Bit  $\rightarrow$  sw3 sw0
- Outputs 8 Bit  $\rightarrow$  7 Segments






#### **Excercise 13**




An un-illuminated seven-segment display, and nine illumination patterns corresponding to decimal digits








Pin 1










# **Multiplexing**



SEL1	SEL0	<u>OUT</u>
0	0	0
0	1	1
1	0	2
1	1	3





#### **Excercise 14**

- Create a 16 bit (=  $4 \times 4bit$ ) to 4bit multiplexer
- Inputs
  - sel 2 bit, which select which part of the input is "connected"
     to the output
  - in 16 bit
  - out 4 bit





#### ToDo

```
04a address decoder
```

(de-) select one bit of 8

3 bit input

3 to 8 (one cold)

3 to 8 (one hot)

should light up

**04b** 7 segment lookup table map 4 input bits to the 7 segments, which

use case - structure

04c Multiplexer

Multiplex 4 x 4bit to 1 x 4 bit depending on the selected input

Have a look into the skeletons folder



