FPGA tutorial Lecture 3

11.11.2020

Jochen Steinmann





How does the exam look like?

- Writing some VHDL code / just code inside the module
 - e.g. a counter etc.
- "Manual simulation" of VHDL code
 - e.g. what does a module do?
- For sure not: Find errors in VHDL code.












Solution 2a

```
entity lecture02 is
   port(
        i sl CLK : in std logic;
                                                             -- clock
       i sl en : in std logic;
i sl dir : in std logic;
                                                             -- enable
                                                            -- direction
        o slv shift : out std logic vector(7 downto 0) -- shift register
   );
end lecture02;
architecture behavior of lecture02 is
   signal shift reg : std logic vector(7 downto 0) := "000000001"; -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
   begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                if(i sl dir = 'l') then
                    shift reg <= shift reg(6 downto 0) & shift reg(7);
                else
                    shift reg <= shift reg(0) & shift reg(7 downto 1);</pre>
                end if;
            end if;
            o slv shift <= shift reg;
        end if;
   end process;
end behavior;
```





Explanation of shift operation








Solution 2a

Simulation output







Solution 2b

Counter

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity counter is
   port(
       i sl CLK
                  : in std logic;
                                                            -- clock
                : in std logic;
       i sl en
                                                            -- enable
                 : in std logic;
       i sl dir
                                                           -- direction
       o slv counter: out std logic vector(7 downto 0)
                                                           -- counter
   );
end counter;
architecture behavior of counter is
   signal cnt : unsigned(7 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
   begin
       if rising edge(i sl CLK) then
           if (i sl en = '1') then
               if(i sl dir = '0') then
                   cnt <= cnt + 1;
               else
                   cnt <= cnt - 1;
               end if:
           end if;
           o slv counter <= std logic vector(cnt);</pre>
       end if;
   end process;
end behavior;
```





Solution 2b

Alternative solution - same result


```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity counter is
   port (
       i sl CLK : in std logic;
                                                               -- clock
       i sl en : in std logic;
i sl dir : in std logic;
                                                               -- enable
                                                               -- direction
       o slv counter : out std logic vector(7 downto 0)
                                                               -- counter
end counter;
architecture behavior of counter is
   signal cnt : std logic vector(7 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
   process(i sl CLK)
   begin
       if rising edge(i sl CLK) then
            if (i sl en = 'l') then
                if(i sl dir = '0') then
                    cnt <= std logic vector(unsigned(cnt) + 1);</pre>
                else
                    cnt <= std logic vector(unsigned(cnt) - 1);</pre>
                end if;
            end if;
            o slv counter <= cnt;
       end if;
   end process;
end behavior;
```





Solution 2b

Simulation output














Basics

- Inside the FPGA everything is executed in parallel!
- It does not matter in which line the definition is written.
 - Order just matters inside one Block





Scope of VHDL







Reusing VHDL code

- We have written an 8 bit counter
 - What, if we want a different bit size?
 - rewrite the whole code?
 - Create counter_8bit, counter_9bit, counter_32bit, counter_3bit?
 - Use generic

Generics have to appear in the component and generic map





Changing generic

```
COMPONENT counter is
   generic(
       DATA WIDTH : integer := 8
   );
   port (
                   : in std logic;
                                                        -- clock
       i sl CLK
       i sl en
                  : in std logic;
                                                        -- enable
       i sl dir : in std logic;
                                                        -- direction
       i sl rst : in std logic;
                                                                  -- reset
       o slv counter : out std logic vector(DATA WIDTH-1 downto 0)
                                                                  -- counter
end COMPONENT;
```

```
-- Instance of unit under test.
uut: counter
PORT MAP (
   i sl CLK => CLK,
   i sl en => en,
   i sl dir => dir,
   i sl rst
              => rst.
   o slv counter => o slv counter
);
uut2: counter
GENERIC MAP(
   DATA WIDTH => 9
PORT MAP (
   i sl CLK => CLK,
   i sl en => en,
   i sl dir => dir,
   i sl rst
              => rst,
   o slv counter => o slv counter2
);
```





Comparing two values

If we want to compare two values, we have to use ,signed' or ,unsigned'

if unsigned(slv_pwm_cnt) >= unsigned(i_slv_val) then

Works just in if clause, means, we cannot assign the values to a signal directly





Constants

Sometimes, things are really constant

For example the data_width in a testbench

constant DATA_WIDTH : integer := 4;

like #define in C / C++



Resetting a module


- There are a two ways how to reset a module:
 - Asynchronous reset
 - Reset signal can be raised without any relation to the clock
 - Synchronous reset
 - Reset signal is evaluated on clock event
 - A FPGA is made for a synchronous reset
 - Relates on the internal structure of the logic blocks







Creating analog outputs

- Needed for
 - thresholds
 - stimulus waveforms











1-Pin DAC

Pulse-Width-Modulation
 PWM
 Pulse Density Modulation
 PDM
 Delta-Sigma-DAC
 Example for PDM Sigma-Delta-DAC


same Pulsewidth but different Pulses per time!






Real analogue output

- PWM needs some smoothing
 - for normal low-pass filter is sufficient (here 2nd order)



PWM to Volts





- not very linear
 - but this can be solved by calibration





Creation of different pulse width





PWM Period: Time until counter overrun.

Output: Comparison between counter and setpoint



100%



Compare Counter

、On

How to use a module in a module?

COMPONENT direct after acrhitecture

```
architecture behavior of pwm is
   COMPONENT counter is
       generic(
           DATA WIDTH
                      : integer := 8
       port (
          i sl CLK
                       : in std logic;
                                                             -- clock
          i sl en
                      : in std logic;
                                                             -- enable
                    : in std_logic;
          i sl dir
          i sl rst : in std logic;
                                                                        -- reset
           o slv counter : out std logic vector(DATA WIDTH-1 downto 0)
                                                                        -- counter
   end COMPONENT;
   signal slv pwm cnt : std logic vector(DATA WIDTH-1 downto 0) := (others => '0');
```

PORT MAP as done in testbench





ToDo for today...

- 3a: Implement generics in your counter
 - one 8 bit and one 9 bit counter

starting point, solution 2b

- 3b: Implement a reset in your counter
- 3c: Implement a first version of the PWM by using counter
 - Use your counter and skeleton3c.zip from MOODLE



