# FPGA tutorial Lecture 7

09.12.2020

**Jochen Steinmann** 











#### **BCD** + Counter

#### **Solution**

```
ARCHITECTURE tb OF bcd tb IS
    COMPONENT bcd is
    -- GENERIC (
       );
       port(
           i slv binary : in std logic vector( 7 downto 0);
           o slv decimal : out std logic vector( 3*4-1 downto 0)
    end component bcd;
    component counter is
       generic(
           DATA WIDTH : integer := 8
       port(
           i sl CLK
                     : in std logic;
                                                                          -- clock
           i_sl_en : in std_logic;
i_sl_dir : in std_logic;
                                                                          -- enable
                                                                          -- direction
           i sl rst : in std logic;
                                                                          -- reset
           o slv counter: out std logic vector(DATA WIDTH-1 downto 0) -- counter
    end component counter;
    -- "local" signals
    -- signals for UUT
    -- input
    signal binary : std logic vector( 7 downto 0) := (others => '0') ;
    signal clk : std logic := '0';
    -- output
    signal decimal : std logic vector( 3*4-1 downto 0);
    signal ones : std logic vector(3 downto 0);
    signal tens : std logic vector(3 downto 0);
    signal hundrets : std logic vector(3 downto 0);
```

```
BEGIN
    -- Instance of unit under test.
    bcd1: bcd
        port map(
            i slv binary => binary,
            o slv decimal => decimal
        );
    counter1: counter
        port map(
            i sl CLK
                           => clk.
            i_sl_en
i sl dir
                          => '1',
                          => '0',
            i sl rst
                          => '0'.
            o slv counter => binary
    );
            <= decimal(3 downto 0);</pre>
    ones
             <= decimal(7 downto 4);
    tens
    hundrets <= decimal(11 downto 8);</pre>
    -- test bench definition.
    tb test :process
    beain
        clk <= not clk:
        wait for 1 ns;
    end process;
END;
```





#### **MultiBitShift**

```
library ieee;
use ieee.std logic 1164.all;
package pkg is
    type slv8 array t is array (natural range <>) of std logic vector(7 downto 0);
end package;
package body pkg is
end package body;
library ieee;
use ieee.std logic 1164.all;
library work;
use work.pkg.all;
entity MultiBitShift is
    port(
       i_sl_CLK : in std_logic;
i sl en : in std_logic;
                                                          -- clock
                                                          -- enable
        i slv data : in std logic vector(7 downto 0); -- data input
        o slv shift : out slv8 array t(7 downto 0) -- last X samples
    );
end MultiBitShift;
```



#### **MultiBitShift**

```
architecture behavior of MultiBitShift is
    signal shift reg : slv8 array t(7 downto 0) := (others=>(others=>'0'));
begin
    process(i_sl CLK)
    begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                for I in 7 downto 1 loop
                     shift reg(I) <= shift reg(I - 1);</pre>
                end loop;
                shift reg(0) <= i slv data;</pre>
            end if:
        end if;
    end process;
    o slv shift <= shift reg;
end behavior;
```





#### MultiBitShift - testbench

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
library work;
use work.pkg.all;
ENTITY MultiBitShift tb IS
END MultiBitShift tb;
ARCHITECTURE tb OF MultiBitShift tb IS
   COMPONENT MultiBitShift is
       port(
       i sl CLK : in std logic;
                                                      -- clock
       i sl en : in std logic;
                                                       -- enable
       i slv data : in std logic vector(7 downto 0); -- data input
       o slv shift : out slv8 array t(7 downto 0) -- last X samples
   end COMPONENT;
   -- "local" signals
   -- signals for UUT
   -- input
   signal CLK : std logic := '0';
   signal en : std logic := '0';
   -- ouput
   signal slv data : std logic vector(7 downto 0) := (others => '0');
   signal arr shift : slv8 array t(7 downto 0); -- last X samples
```





#### **MultiBitShift**

```
BEGIN
    -- Instance of unit under test.
    uut: MultiBitShift
    PORT MAP (
       i sl CLK => CLK,
       i sl en
                 => en,
       i_slv_data => slv data,
        o slv shift => arr shift
    );
    -- test bench definition.
    tb CLK :process
    begin
        CLK <= '0';
       wait for 10 ns;
       CLK <= '1';
       wait for 10 ns;
    end process;
    tb en : process
    begin
        en <= '1';
       wait for 2000 ns;
    end process;
    tb dir : process
    begin
        for data in 0 to 255 loop
            slv data <= std logic vector(to unsigned( data, 8));</pre>
            wait for 20 ns;
        end loop;
    end process;
END;
```











## **VHDL**





## How to initialise an array

- When we first used the arrays, we could init them to zero
  - signal arr : slv8\_array\_t(3 downto 0) := (others => (others => '0'));
- What if we would like to set the values for each entry in a different way?
  - signal arr : slv8\_array\_t(3 downto 0)

$$:= (0 => x"01", 1 => x"02", 2 => x"03", 3 => x"04");$$

Up to now, we used binary initialization, x"01" is hexadecimal.





# **Digital Signal Processing**

DSP







## **Analog Filter**

## Recap

- All of you know the passive analog filters from the first semesters
  - R/C
  - L/C
  - R/L/C
- Let's have a look at the R/C filter (low pass)



- $R = 10 \text{ k}\Omega$
- C = 100 nF






#### **Characterization of a Filter**

#### **Gain / Attenuation**

- Easy calculation
  - Ration of output to input voltage
  - Uout / Uin








#### **Characterization of a Filter**

## Impulse Response

- Response to a tiny pulse (Dirac / Delta function)
- Difficult to get such a pulse in reality (different pulse width)










#### **Characterization of a Filter**


## **Step Response**

- Response of the Filter to a step function at the input
- Much easier to test in the lab











## **Digital Filter**

## Two kind of filters

#### **FIR**

- Finite Impulse Response
- Stable
- (no) feedback from the output
- Needs more computation effort
- Some fancy features
  - Linear phase relation
- A bit more complex to implement
  - Means in this context more difficult to implement a proper frequency

#### IIR

- Infinite Impulse Response
- Most efficient way of implementing filter
- Less computation needed
- Can be changed much easier on the fly
- Mostly implemented in DSP devices

Just some brief introduction / comparison!
Not very detailed.







#### **Contents of a Filter**

#### Both are the same for FIR and IIR


- We are not going to far into signal theory we just use it
- What we will observe in all filters
- Delay by one clock cycle:



Multiplication with a factor (here b\_N)




Addition





## Feedback from output

This is also visible in the name (infinite impulse response)








#### **FIR Filter**

## Special kind of drawing

Order = Number of delays
Here 3rd order



$$egin{align} y[n] &= b_0x[n] + b_1x[n-1] + \cdots + b_Nx[n-N] \ &= \sum_{i=0}^N b_i \cdot x[n-i], \end{split}$$






## Having a look at a FIR filter

## Very simple filter

- 2nd order Filter
- 3 taps



Moving Average:  $Y = 1/3 \times [0] + 1/3 \times [1] + 1/3 \times [2]$ 

$$H(z) = rac{1}{3} + rac{1}{3}z^{-1} + rac{1}{3}z^{-2} = rac{1}{3}rac{z^2 + z + 1}{z^2}.$$





## **Problems when implementing filters**

- The example on the previous slide uses float (1/3)
  - There is no float available in the FPGA
  - We have to implement it by using
    - unsigned
    - std\_logic\_vector

Which one would you choose?

- There is also another limiting factor
  - The division by 3 is difficult to implement (so we change to to 4)
  - Division by 4 can easily been done!
- Why is it a better choice to calculate the average and divide afterwards?

• (X[0] + X[-1] + X[-2] + X[-3]) \* 1/4


Mathematically the same!





## **DSP Slice of the FPGA**

## A bit more complex








#### Xilinx 7 series

#### **DSP48E1**



<sup>\*</sup>These signals are dedicated routing paths internal to the DSP48E1 column. They are not accessible via fabric routing resources.

UG369\_c1\_01\_052109





## **ALUmode?**

## **ALUmode!**

DCD Operation	ODMODEICOL		ALUMODE[3:0]				
DSP Operation	OPMODE[6:0]	OPMODE[6:0]	2	1	0		
Z + X + Y + CIN	Any legal OPMODE	0	0	0	0		
Z - (X + Y + CIN)	Any legal OPMODE	0	0	1	1		
-Z + (X + Y + CIN) - 1 = not $(Z) + X + Y + CIN$	Any legal OPMODE	0	0	0	1		
not $(Z + X + Y + CIN) =$ -Z - X - Y - CIN - 1	Any legal OPMODE	0	0	1	0		

#### Notes:

1. In two's complement: -Z = not(Z) + 1

## DSP

#### Pattern detection

Table 2-13: OPMODE and ALUMODE Control Bits Select Logic Unit Outputs

Logic Unit Mode	OPMODE[3:2]		ALUMODE[3:0]				
Logic offit wode	3	2	3	2	1	0	
X XOR Z	0	0	0	1	0	0	
X XNOR Z	0	0	0	1	0	1	
X XNOR Z	0	0	0	1	1	0	
X XOR Z	0	0	0	1	1	1	
X AND Z	0	0	1	1	0	0	
X AND (NOT Z)	0	0	1	1	0	1	
X NAND Z	0	0	1	1	1	0	
(NOT X) OR Z	0	0	1	1	1	1	
X XNOR Z	1	0	0	1	0	0	
X XOR Z	1	0	0	1	0	1	
X XOR Z	1	0	0	1	1	0	
X XNOR Z	1	0	0	1	1	1	
X OR Z	1	0	1	1	0	0	
X OR (NOT Z)	1	0	1	1	0	1	
X NOR Z	1	0	1	1	1	0	
(NOT X) AND Z	1	0	1	1	1	1	

https://www.xilinx.com/support/documentation/user\_guides/ug479\_7Series\_DSP48E1.pdf






#### For this course

- We are not using the DSP48E1 slice in simulation (maybe later)
- First we stick to the VHDL multiplication and addition

- But we have to talk about data sizes!
  - When summing up 2 x 8 bit, how much bits is the result?
    - 255 (8bit) + 255 (8bit) = 510 ( 9 bit )
  - When multiplying 2 x 8 bit, how much bits is the result?
    - N bit x M bit
      - Smallest size for the result: max(N, M)
      - Largest size N + M
    - 255 (8 bit) \* 255 (8 bit) = 65025 ( 16 bit )







## **Today**

- A. Implementing the moving average FIR filter (N = 3)
- B. Implement different filter coefficients (b's)
  - B0 = 1
  - B1 = 2
  - B2 = 3
  - B3 = 4
- Plot the step response for both of the filters (gtkwave can do this)

Keep in mind: Write your code, that it can be reused (generic).



