# FPGA tutorial Lecture 9

06.01.2021

**Jochen Steinmann** 







# **Organisatorical**





#### **Evaluation**

Please take your time and evaluate this course.

https://www.campus.rwth-aachen.de/evasys/online.php?pswd=G7SF9

This link is for the FPGA course only.











#### **ToDo from before Christmas**

- A
  - Implement a matched filter for
    - 4 Samples of 8 bit ones
  - Test the result of this filter using different patterns
    - Response to
      - 1x 8bit
      - 2x 8bit
      - 3x 8bit
      - 4x 8bit
- E
  - Modify the matched filter, that you can change the coefficients from the testbench
  - Do not change the array at once!
  - Use:
    - One signal for enabling the "programming mode"
    - 3 bits for the address of the array
    - single 8 bit for the content of the array
    - Keep in mind: Data should be transferred at the rising edge of the clock





# Test the response of the Matched Filter

```
architecture behavior of MatchedFilter is
    signal shift reg : slv8 array t(3 downto 0) := (others=>(others=>'0'));
    signal coeff reg : slv8 array t(3 downto 0) := (
                                                     0 => (others => '1'),
                                                     1 => (others => '1'),
                                                     2 => (others => '1'),
                                                     3 => (others => '1')
begin
    process(i sl CLK)
        -- 8 bit x 8 bit = 16 bit
        -- 3 bit (4) x 16 bit = 19 bit
        variable average : unsigned(18 downto 0) := (others => '0');
    begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                -- do shifting of all input values
                for I in 3 downto 1 loop
                                                            one loop for the shift register
                    shift reg(I) <= shift reg(I - 1);</pre>
                end loop;
                shift reg(0) <= i slv data;
                -- reset avarage
                                                            one loop for the FIR filter
                average := (others => '0');
                for I in 3 downto 0 loop
                    average := average + unsigned( shift reg(I) ) * unsigned( coeff reg(I) );
                end loop;
            end if:
        end if:
        o slv average <= std logic vector(average);</pre>
    end process;
end behavior;
```

Why 19 bits?


GHDL is assuming, that all variables can have their maximal value

Bit 18 will never been set to 1 in our application.





## Test the response of the Matched Filter







# Write coefficients during runtime...

```
process(i sl CLK)
        -- 8 bit x 8 bit = 16 bit
        -- 3 bit (4) x 16 bit = 19 bit
        variable average : unsigned(18 downto 0) := (others => '0');
    begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                -- do shifting of all input values
                for I in 3 downto 1 loop
                                                            same as before
                    shift reg(I) <= shift reg(I - 1);</pre>
                end loop;
                shift reg(0) <= i slv data;
                -- reset avarage
                average := (others => '0');
                for I in 3 downto 0 loop
                    average := average + unsigned( shift reg(I) ) * unsigned( coeff reg(I) );
                end loop;
            else
                if i sl prog = '1' then
                    coeff reg( to integer(unsigned( i slv Taddr ) ) ) <= i slv Tvalue;</pre>
                                                                                           "Programming" part
                end if:
            end if:
        end if;
        o slv average <= std logic vector(average);</pre>
    end process;
end behavior;
```





## Write coefficients during runtime...


```
-- test bench definition.
tb CLK :process
begin
   CLK <= not CLK;
   wait for 1 ns;
end process;
tb en : process
begin
   en <= '0';
   wait for 0.5 ns;
   prog <= '1';
   slv Taddr <= "000";
   slv Tvalue <= x"FF";
   wait for 2 ns;
   slv Taddr <= "001";
   slv Tvalue <= x"7F";
   wait for 2 ns;
   slv Taddr <= "010";
   slv Tvalue <= x"0E";
   wait for 2 ns;
   slv Taddr <= "011";
   slv Tvalue <= x"07";
   wait for 2 ns;
   prog <= '0';
    en <= '1';
   wait for 2000 ns;
                         wait a long time to run this process "only once"
end process;
tb response : process
begin
   wait for 10 ns;
   -- step response
    slv data <= (others => '0');
   wait for 10 ns; -- wait 5 clock cycles
   slv data <= (others => '1');
    wait for 50 ns;
    slv data <= (others => '0');
```





wait for 100 ns:


# Write coefficients during runtime...







# Write coefficients during runtime...














# From signal to physics





# Storing waveform data

- If we want to store data from our analog stream (or at least from a stream, which we are simulating)
- We want to select the interesting data ( => trigger)
- We want to have some pre trigger data








#### **Solution**

# **Ring Buffer**

Always store data and overwrite old data

If trigger is raised, stop writing







# How to implement this?

## **Step by Step**

- Think about, what do we need?
  - Data input
    - Clock
    - Write Enable
    - Data 8 bit wide
  - Data output
    - Clock (different from data input)
    - Read Enable
    - Data 8 bit wide

#### Internal:

- Write pointer
- Read pointer
- Storage array





#### ToDo:

- A. Create a RingBuffer, which can
  - store 8x 8bit values
  - Two different clocks (read and write) each with its own enable
- B. Change the RingBuffer that it provides these features:
  - Readout only, if write disabled
  - Output in the correct order (read pointer has to start from write pointer)
     Hint: Between read and write are some clock cycles of each clock.

Keep in mind:

It is not possible to set variables in different processes.

- C. Start with a simple trigger module
  - If reset, run = 1
  - If data is for one clockcycle above threshold run = 0 until reset





# Thank you!



