FPGA tutorial Lecture 14

10.02.2021

Jochen Steinmann











ToDo Lecture 13

General constrains assume usage of a 9 bit DAC (using two's complement)


- A. Create a tool for generating the sine wave lookup table (Python, C++ etc.)
 16 entries are sufficient (we need 8bit resolution)
- B. Implement a DDS for generating a sine wave
 - 1. Counter for address of the LUT (you can reuse your modules lecture 3 / lecture 6)
 - 2. Output from lookup table
 - 3. Encoding of positive / negative
- C. Use your sine wave generator to provide
 - 1. Two different frequencies
 - Two different phases per frequency (something different than n x 90°) use a phase difference of 120°





Sine wave generation

Using the symmetries







library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;

Lecture 13

Source I

```
entity dds is-
    port(
       i sl CLK
                 : in std logic;
                                                                    -- clock
       i sl en : in std logic;
                                                                    -- enable
       o slv out : out std logic vector(8 downto 0) -- counter
    );
end dds;
architecture behavior of dds is
    component counter is
       generic(
           DATA WIDTH : integer := 8
       port(
           i sl CLK : in std logic;
                                                                        -- clock
           i sl en : in std logic;
                                                                        -- enable
           i sl dir : in std logic;
                                                                        -- direction
           i sl rst : in std logic;
                                                                        -- reset
           o slv counter : out std logic vector(DATA WIDTH-1 downto 0) -- counter
    end component counter;
    component sin lut is
       port(
           i slv addr : in std logic vector(3 downto 0); -- lut address
           o slv value : out std logic vector(7 downto 0) -- lut content
    end component sin lut;
    signal phase : unsigned(1 downto 0) := (others => '0'); -- phase(0) direction of counter
                                                         -- phase(1) sign of output
    signal dds addr : std logic vector(3 downto 0) := (others => '0'); -- addr of the DDS LUT
    signal dds addr old : std logic vector(3 downto 0) := (others => '0'); -- old addr
                      : std logic vector(7 downto 0) := (others => '0'); -- output of the DDS LUT
    signal sin value
                      : std logic vector(8 downto 0) := (others => '0'); -- output of the DDS LUT 2s complement
    signal sin value2
```





Lecture 13

Source II

```
-- The Device Under Test (DUT)
   i counter : counter
       generic map(
           DATA WIDTH
                         => 4
       port map(
           i sl CLK
                         => i sl CLK,
           i sl en
                         => i sl en,
           i sl dir
                         => phase(0),
           i sl rst
                         => '0',
           o slv counter => dds addr
       );
   i sin lut : sin lut
   port map(
       i slv addr => dds addr,
       o slv value => sin value(7 downto 0)
   );
   p phase : process(dds addr) begin
       if dds addr = x"F" then
           phase <= phase + '1';
       elsif dds addr = x"0" then
                                       -- at zero, we have to change as well
           if dds addr old = x"1" then
               phase <= phase + '1';
           end if;
       end if;
       dds addr old <= dds addr; -- save value
   end process;
   p value : process(sin value) begin
       if phase(1) = '0' then
           sin value2 <= '0' & sin value;
       else
           if sin\ value = x"00"\ then
               sin value2 <= (others => '0');
               sin value2 <= '1' & not std logic vector( unsigned(sin value) -1 ); -- build twos complement
       end if:
   end process;
   o slv out <= sin value2;
end behavior;
```





Lecture 13

Source III

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
```

```
entity sin lut is
   port(
       i slv addr : in std logic vector(3 downto 0); -- lut address
       o slv value : out std logic vector(7 downto 0) -- lut content
end sin lut;
architecture behavior of sin lut is
    signal addr : integer range 0 to 15;
    signal outp : integer range 0 to 255;
begin
    -- some signals to keep the case statement simple
    addr <= to integer( unsigned( i slv addr ) );
    o slv value <= std logic vector( to unsigned( outp, 8));</pre>
    process (addr)
    begin
        case addr is
           when 0 =>
                         outp <= 0;
           when 1 =>
                         outp <= 26;
           when 2 =>
                         outp <= 53;
           when 3 =>
                         outp <= 78;
           when 4 =>
                         outp <= 103;
            when 5 =>
                         outp <= 127;
            when 6 =>
                         outp <= 149;
            when 7 =>
                         outp <= 170;
            when 8 =>
                         outp <= 189;
            when 9 =>
                         outp <= 206;
            when 10 =>
                         outp <= 220;
            when 11 =>
                         outp <= 232;
            when 12 =>
                         outp <= 242;
            when 13 =>
                         outp <= 249;
           when 14 =>
                         outp <= 253;
            when 15 =>
                         outp <= 255;
        end case;
    end process;
```

end behavior;





```
entity counter is

generic(

DATA_WIDTH : integer := 8

Lecture 13);
port(
```

Source IV


```
i sl CLK
                      : in std logic;
                                                                       -- clock
       i sl en
                     : in std logic;
                                                                       -- enable
       i sl dir
                     : in std logic;
                                                                       -- direction
       i sl rst
                    : in std logic;
                                                                       -- reset
       o_slv_counter : out std_logic_vector(DATA_WIDTH-1 downto 0) -- counter
end counter;
architecture behavior of counter is
   signal cnt : unsigned(DATA WIDTH-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
   begin
       if rising edge(i sl CLK) then
           if (i sl en = '1') then
               if( i sl rst = '1' ) then
                                               -- option 1 ( reset when enabled )
                   cnt <= (others => '0');
               else
                                               -- we have to make sure, that we
                                               -- are not resetting and counting
                                               -- at the same time
                   if(i sl dir = '0') then
                       cnt <= cnt + 1;
                   else
                       cnt <= cnt - 1;
                   end if;
               end if;
                                             -- option 2 ( reset when disabled )
           elsif ( i sl rst = '1') then
               cnt <= (others => '0');
           end if:
           o slv counter <= std logic vector(cnt); -- option 1a ( o slv counter is always 1 clock cycle late related to cnt )
       end if:
         o slv counter <= std logic vector(cnt); -- option 1b ( o slv counter is always 1 clock cycle late related to cnt )
   end process;
   o slv counter <= std logic vector(cnt); -- option 2 ( o slv counter and cnt have the same value at the same clock cycle)
end behavior;
```





Simulation output

Lecture 13b + c







Repetition

Everything is important for the exam!

Not only what I present in the following slides





```
-- lecture 01 simple gate
-- just forwarding the signal
```

```
library ieee;
use ieee.std_logic_1164.all;
```

<= assign a value to o_sl_F






Working with multiple bits at the same time

std_logic_vector

- Up to now, we just could handle a single bit by using std_logic
- std_logic_vector is a vector of std_logic



Elements can be accessed by:

```
i_slv_test(4) - returns single elementi_slv_test(4 downto 1) - returns elements 4,3,2,1
```





How to assign values to std_logic_vector

```
signal Slv1 : std_logic_vector(7 downto 0);
signal Slv2 : std_logic_vector(7 downto 0) := (others => '0');
signal Slv3 : std_logic_vector(7 downto 0) := (others => '1');
signal Slv4 : std_logic_vector(7 downto 0) := x"AA";
signal Slv5 : std_logic_vector(7 downto 0) := "1010101010";
signal Slv6 : std_logic_vector(7 downto 0) := "000000001";

Binary values
```

```
Slv1 <= slv2(7 downto 4) & slv3(3 downto 0); -- concatenation results in "00001111" upper 4 bits from slv2 and lower 4 bits from slv3
```





Signals in VHDL

- VHDL cannot read back outputs
- Means, if we e.g. want to build a shift register or a counter, we need a internal signal, which handles the data
- When we have done the modification, we assign the value to the output

```
architecture behavior of lecture02 is
  signal shift_reg : std_logic_vector(7 downto 0) := "00000001";
          -- define signal, because we cannot readback outputs
begin
  process(i_sl_CLK)
  begin
     if rising_edge(i_sl_CLK) then
          -- do something with shift_reg
          o slv shift <= shift reg;
     end if;
  end process;
end behaviour;
```





Handling the clock in VHDL

- The clock should be the only signal on the sensitivity list!
- Actions typically happen on the rising edge (transition from 0 to 1)

```
process(i_sl_CLK)
begin
if rising_edge(i_sl_CLK) then
```





Handling the clock in VHDL II

Implementing a enable

```
architecture behaviour of lecture02 is
  signal shift_reg : std_logic_vector(7 downto 0) := "00000001";
          -- define signal, because we cannot readback outputs
begin
  process(i_sl_CLK)
  begin
     if rising_edge(i_sl_CLK) then
       if (i_sl_en = '1') then
       end if;
       o_slv_shift <= shift_reg;
     end if;
  end process;
end behaviour;
```






Calculation in VHDL

Not possible using std_logic_vector

Have to convert / cast to unsigned

Recipe to do calculations in VHDL

- Cast std_logic_vector to unsigned
- Do calculation
- Cast result back to std_logic_vector







Shift register






Solution 2a

```
entity lecture02 is
   port(
        i sl CLK : in std logic;
                                                           -- clock
       i_sl_en : in std_logic;
i_sl_dir : in std_logic;
                                                            -- enable
                                                           -- direction
        o slv shift : out std logic vector(7 downto 0) -- shift register
   );
end lecture02;
architecture behavior of lecture02 is
   signal shift reg : std logic vector(7 downto 0) := "000000001"; -- define signal, because we cannot readback outputs
begin
   process(i sl CLK)
   begin
        if rising edge(i sl CLK) then
            if (i slen = '1') then
                if(isl dir = '1') then
                    shift reg <= shift reg(6 downto 0) & shift reg(7);
                else
                    shift reg <= shift reg(0) & shift reg(7 downto 1);</pre>
                end if;
            end if;
            o slv shift <= shift reg;
        end if:
    end process;
end behavior;
```





Explanation of shift operation








Solution 2a

Simulation output







Assignments in VHDL

A more detailed view

Process "runs", when a,b,c changes!

After an event in a, b or c:

- 1. new value '0' is scheduled for y, but y still has its old value
- 2. if a or b are '1', the new scheduled value of y is changed to '1'
- 3. if c is '1', the scheduled value of y is changed to '0'
- 4. at the end of the process the scheduled value is assigned to y
- 5. as y is not on the sensitivity list, the process is suspended until the next event on a, b or c, and y preserves its new value

All this happens within the same simulation time!





Solution 03b

Counter with RESET

```
i sl rst
                                                                            : in std logic;
                                                                   o slv counter: out std logic vector(DATA WIDTH-1 downto 0)
                                                                                                                            -- counter
                                                            end counter;
architecture behavior of counter is
   signal cnt : unsigned(DATA WIDTH-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
    process(i sl CLK)
    begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                i\bar{f}(\bar{i} \text{ sl rst} = '1') \text{ then}
                                                 -- option 1 ( reset when enabled )
                    cnt <= (others => '0');
                else
                                                 -- we have to make sure, that we
                                                 -- are not resetting and counting
                                                 -- at the same time
                    if(i sl dir = '0') then
                        cnt <= cnt + 1;
                    else
                        cnt <= cnt - 1;
                    end if:
                end if:
            elsif ( i sl rst = '1') then
                                               -- option 2 ( reset when disabled )
                cnt <= (others => '0');
            end if:
            o slv counter <= std logic vector(cnt); -- option 1a ( o slv counter is always 1 clock cycle late related to cnt )
        end if:
        o slv counter <= std logic vector(cnt); -- option 1b ( o slv counter is always 1 clock cycle late related to cnt )
    end process;
    -- o slv counter <= std logic vector(cnt); -- option 2 ( o slv counter and cnt have the same value at the same clock cycle)
end behavior;
```

entity counter is generic(

port(

DATA WIDTH

i sl CLK

i sl en

i sl dir

: integer := 8

: in std logic;

: in std logic;

: in std logic;





-- clock

-- enable

-- direction

A short look, where to assign the outputs

Inside CLK process or outside

- Option 01 inside CLK process
 - Rising edge

Output delayed by 1 clock cycle

No rising egde


Output delayed by 0.5 clock cycle


Action on falling edge


- should be avoided

Option 02 outside CLK process

Output delayed by 0 clock cycle











Addressdecoder

Lecture 04





Lecture 04 a

Addressdecoder


```
entity addressdecoder is
   generic(
                  : integer := 3;
       DATA BITS
                 : std logic := '1'
       ONE HOT
   );
   port(
                 : in std logic;
                                                                       -- enable
       i sl en
       i slv address : in std logic vector(DATA BITS-1 downto 0); -- address input
       o slv decoder : out std logic vector( (2**DATA BITS) -1 downto 0) -- decoded output
end addressdecoder;
architecture behavior of addressdecoder is
   signal adecoded: unsigned( (2**DATA BITS)-1 downto 0) := (others => '0'); -- define signal, because we cannot readback outputs
begin
   process(i slv address, i sl en)
   begin
       if (i sl en = '1') then
           if ONE HOT then
               adecoded <= (others => '0');
               adecoded( to integer( unsigned(i slv address)) ) <= '1';</pre>
               adecoded <= (others => '1');
               adecoded( to integer( unsigned(i slv address)) ) <= '0';</pre>
           end if:
       end if;
   end process;
   o slv decoder <= std logic vector(adecoded);</pre>
end behavior;
```





Lecture 04 a

Addressdecoder








Binary Coded Decimal

Lecture 05





• Example:



We would like to have this for 4 digits \rightarrow Up to 9999





BCD Algorithm

- 1. If any column (100's, 10's, 1's) is 5 or greater add 3 to that column
- 2. Shift all #'s to the left 1 position
- 3. If 8 shifts are done, it's finished. Evaluate each column for the BCD values
- 4.Go to step 1.





BCD - Example

100's	10's	1's	Binary	Operation		
			1010 0010		 162	
		1	010 0010	<< #1		
		10	10 0010	<< #2		
		101	0 0010	<< #3		
		1000	0 0010	add 3	1 cycle	
	1	0000	0010	<< #4		
	10	0000	010	<< #5		
	100	0000	10	<< #6		
	1000	0001	0	<< #7		
	1011	0001	0	add 3	11-	
1	0110	0010		<< #8	1 cycle	
	<u></u>					
1	6	2				





process(i slv binary)

Lecture 05a begin

BCD decoder

```
-- temporarly variables
       variable huns : unsigned ( 3 downto 0) := (others => '0');
       variable tens : unsigned ( 3 downto 0) := (others => '0');
       variable ones : unsigned ( 3 downto 0) := (others => '0');
   begin
        -- reset all outputs
        huns := (others => '0');
       tens := (others => '0');
       ones := (others => '0');
                                        entity bcd is
                                              GENERIC (
       for i in 7 downto 0 loop
                                             );
                                            port(
            if (huns >= 5) then
                                                i slv binary : in std logic vector(7
                                                                                              downto 0);
                huns := huns + 3:
                                                o slv decimal : out std logic vector( 3*4-1 downto 0)
            end if;
                                            );
            if ( tens >= 5 ) then
                                        end bcd;
               tens := tens + 3;
            end if:
            if (ones >= 5) then
               ones := ones + 3;
            end if:
            huns := huns(2 downto 0) & tens(3);
           tens := tens(2 downto 0) & ones(3);
           ones := ones(2 downto 0) & i slv binary(i);
            -- report "ones " & integer'image( to integer(ones) );
       end loop;
       o slv decimal <= std logic vector(huns) & std logic vector(tens) & std logic vector(ones);</p>
   end process;
end behavior;
```





What is happening inside VHDL

```
huns := huns(2 downto 0) & tens(3);

tens := tens(2 downto 0) & ones(3);

ones := ones(2 downto 0) & i_slv_binary(i);
```

3 2

7	6	5	4	3	2	1	0
7							

3





Digital Filter





Digital Filter

Two kind of filters

FIR

- Finite Impulse Response
- Stable
- (no) feedback from the output
- Needs more computation effort
- Some fancy features
 - Linear phase relation
- A bit more complex to implement
 - Means in this context more difficult to implement a proper frequency

IIR

- Infinite Impulse Response
- Most efficient way of implementing filter
- Less computation needed
- Can be changed much easier on the fly
- Mostly implemented in DSP devices

Just some brief introduction / comparison!
Not very detailed.







Contents of a Filter

Both are the same for FIR and IIR


- We are not going to far into signal theory we just use it
- What we will observe in all filters
- Delay by one clock cycle:



Multiplication with a factor (here b_N)




Addition





Feedback from output

This is also visible in the name (infinite impulse response)








FIR Filter

Special kind of drawing

Order = Number of delays
Here 3rd order



$$egin{align} y[n] &= b_0x[n] + b_1x[n-1] + \cdots + b_Nx[n-N] \ &= \sum_{i=0}^N b_i \cdot x[n-i], \end{split}$$






Having a look at a FIR filter

Very simple filter

- 2nd order Filter
- 3 taps



Moving Average: $Y = 1/3 \times [0] + 1/3 \times [1] + 1/3 \times [2]$

$$H(z) = rac{1}{3} + rac{1}{3}z^{-1} + rac{1}{3}z^{-2} = rac{1}{3}rac{z^2 + z + 1}{z^2}.$$





Problems when implementing filters

- The example on the previous slide uses float (1/3)
 - There is no float available in the FPGA
 - We have to implement it by using
 - unsigned
 - std_logic_vector

Which one would you choose?

- There is also another limiting factor
 - The division by 3 is difficult to implement (so we change to to 4)
 - Division by 4 can easily been done!
- Why is it a better choice to calculate the average and divide afterwards?

• (X[0] + X[-1] + X[-2] + X[-3]) * 1/4

Mathematically the same!





Lecture 08a

Test the response of the Matched Filter

```
architecture behavior of MatchedFilter is
    signal shift reg : slv8 array t(3 downto 0) := (others=>(others=>'0'));
    signal coeff reg : slv8 array t(3 downto 0) := (
                                                     0 => (others => '1'),
                                                     1 => (others => '1'),
                                                     2 => (others => '1'),
                                                     3 => (others => '1')
begin
    process(i sl CLK)
        -- 8 bit x 8 bit = 16 bit
        -- 3 bit (4) x 16 bit = 19 bit
        variable average : unsigned(18 downto 0) := (others => '0');
    begin
        if rising edge(i sl CLK) then
            if (i sl en = '1') then
                -- do shifting of all input values
                for I in 3 downto 1 loop
                                                            one loop for the shift register
                    shift reg(I) <= shift reg(I - 1);</pre>
                end loop;
                shift reg(0) <= i slv data;
                -- reset avarage
                                                            one loop for the FIR filter
                average := (others => '0');
                for I in 3 downto 0 loop
                    average := average + unsigned( shift reg(I) ) * unsigned( coeff reg(I) );
                end loop;
            end if:
        end if:
        o slv average <= std logic vector(average);</pre>
    end process;
end behavior;
```

Why 19 bits?

GHDL is assuming, that all variables can have their maximal value


Bit 18 will never been set to 1 in our application.





Lecture 08a

Test the response of the Matched Filter







Ring Buffer

Lecture 09






Lecture 09a

```
entity RingBuffer is
   port(
   -- write
                     : in std logic;
       i sl wrCLK
                                                          -- clock
       i sl wrEN
                   : in std logic;
                                                           -- enable
       i slv wrdata : in std logic vector(7 downto 0); -- data input
   -- read
       i sl rdCLK
                    : in std logic;
                                                          -- clocke
                   : in std logic;
                                                           -- enable
       i sl rdEN
       o slv rddata : out std logic vector(7 downto 0) -- data input
end RingBuffer;
architecture behavior of RingBuffer is
   signal memory : slv8 array t(7 downto 0) := (others=>(others=>'0'));
   -- read and write count 3 bit wide
   signal wrcnt : unsigned(2 downto 0) := (others => '0');
   signal rdcnt : unsigned(2 downto 0) := (others => '0');
begin
   process(i sl wrCLK)
   begin
       if rising edge(i sl wrCLK) then
           if (i sl wrEN = '1') then
               memory( to integer(wrcnt) ) <= i slv wrdata;</pre>
               wrcnt <= wrcnt + '1':
           end if:
       end if;
   end process;
   process(i_sl_rdCLK)
   begin
       if rising edge(i sl rdCLK) then
           if (i sl rdEN = '1') then
               o slv rddata <= memory( to integer(rdcnt)) ;
               rdcnt <= rdcnt + '1';
           end if:
       end if:
   end process;
end behavior;
```



Lecture 09b

Simulation output







FiFo

Lecture 11





Synchronous FiFo (Simulation)

```
architecture behavior of SyncFiFo is
signal memory: slv8_array_t(7 downto 0) := (others=>(others=>'0')); -- storage

-- read and write count 3 bit wide
signal wrcnt: unsigned(2 downto 0) := (others => '0'); -- write pointer
signal rdcnt: unsigned(2 downto 0) := (others => '0'); -- read pointer

signal cnt: unsigned(3 downto 0) := (others => '0'); -- how many elements are in the FiFo?


signal full: std_logic:='0'; process(i_sl_CLK) -- read and write
signal empty: std_logic:='0'; begin
```

```
if rising edge(i sl CLK) then
        if ( i sl reset = '1' ) then
            -- reset read and write counter
            rdcnt <= (others => '0'):
            wrcnt <= (others => '0');
            cnt <= (others => '0'); -- reset counter
        else
            if (i sl wrEN = '1' and full = '0') then -- write only, when not full
                memory( to integer(wrcnt) ) <= i slv wrdata;</pre>
                wrcnt <= wrcnt + '1';
            end if:
            if (i sl rdEN = '1' and empty = '0') then -- read only, when not empty
                o slv rddata <= memory( to integer(rdcnt)) ;
                rdcnt <= rdcnt + '1';
            end if:
            -- bookkeeping
            if (i sl wrEN = '1' and i sl rdEN = '0' and full = '0') then -- we are adding elements
                cnt <= cnt + '1';
            elsif (i sl wrEN = '0' and i sl rdEN = '1' and empty = '0') then -- we are removing elements
                cnt <= cnt - '1';
            end if:
        end if;
    end if:
end process:
empty \leftarrow '1' when ( cnt = x"0" ) else '0';
full <= '1' when ( cnt = x"8" ) else '0';
```





Synchronous FiFo (Simulation)







Finite State Machines

Lecture 11 + Lecture 12






Three blocks State machines


Some special kind of FSM implementation

Three processes handling different things



Marley FSM:

Outputs depend on states + inputs



Moore FSM:

Outputs depend on states





Process 1

Handling the next state

```
type state_type is (S0, S1);
signal state, next_state : state_type;

SYNC_PROC : process (clk) begin
    if rising_edge(clk) then
        if (reset = '1') then
            state <= S0;
        else
            state <= next_state;
        end if;
end process;</pre>
```



Process 2

Preparing the next state





Process 3

Handling the output

```
OUTPUT_DECODE : process (state, x) begin
  parity <= '0';
  case (state) is
    when S0 =>
        if (x = '1') then
            parity <= '1';
        end if;
    when S1 =>
        if (x = '0') then
            parity <= '1';
        end if;
    when others =>
        parity <= '0';
    end case;
end process;</pre>
```





Thank you!

If you are interested in doing FPGA development in a thesis:

Have a look at

https://www.institut3b.physik.rwth-aachen.de/cms/ParticlePhysics3B/Forschung/LENA-und-JUNO/~geio/Bachelor-und-Masterarbeiten/



