

# TCP/IP in hardware

- using SME

Mark Jan Jacobi & Jan Meznik

University of Copenhagen

May 22, 2019

# Background and Motivation

Dedicated hardware needs to transmit data in real time, but OS network stacks are usually not enough!

Dedicated Network cards are not perfect either:

## Weaknesses of network cards

- Only basic programmability
- Incompatible APIs
- Licensed VHDL code blobs
- Seldom swap-able
- **Price!**



Figure: An Intel FPGA NIC


## A performant, efficient, and flexible network stack in FPGA!

### How? Using SME!

- Easy & intuitive hardware modelling
- Implicit clock
- Built-in simulation utilities
- VHDL code generation
- Signal verification by comparing VHDL signals with C# simulation


# SME and FPGA

# Internet Protocol Suite



Some text

# Architecture



# Challenges

- Clock-delays
- Data de-multiplexing
- Limited (fast) memory
- Information sharing is by design hard in SME
- Very limited programming utilities

# Questions

?