

TCP/IP in hardware using SME


Mark Jan Jacobi & Jan Meznik


KU


September 10, 2019

Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.







- Processes
 - State machines
- Buffers
 - Memory segments
 - Dictionary
- Interface signal control
 - Buffer-Producer
 - Compute-Producer
- Interface control
 - Usage
 - Limitations


Implementation

Processes

State machines

```
1 public class SomeProcess :  
2     ↳ StateProcess  
3 {  
4     private override async  
5     ↳ Task  
6     ↳ OnTickAsync()  
7     {  
8         a();  
9         await ClockAsync();  
10        b();  
11        await ClockAsync();  
12        c();  
13        await ClockAsync();  
14    }  
15 }
```



```
1 public class SomeProcess :  
2     ↳ SimpleProcess  
3 {  
4     // Initial state  
5     state = A;  
6  
7     protected override void  
8     ↳ OnTick()  
9     {  
10        switch(state) {  
11            case A:  
12                a();  
13                state = B;  
14            case B:  
15                b();  
16                state = C;  
17            case C:  
18                c();  
19                state = A;  
20        }  
21    }  
22 }
```



Implementation

Processes


Examples



Implementation

Buffers


Memory segments




Implementation

Buffers

Memory dictionary



Value Legend




Implementation

Interface signal protocol

Inspired by AXI4

- Single clock offset when sending data.
- Indicate end of stream with `bytes_left`.




Implementation

Interface signal protocol


Buffer-Producer (BP)

Producer Consumer



Compute-Producer (CP)

Producer Consumer



Implementation

Interface protocol

The interface structures

```
1  enum InterfaceFunction : byte
2  {
3      INVALID = 0,
4      // BIND = 1,
5      LISTEN = 2,
6      CONNECT = 3,
7      ACCEPT = 4,
8      CLOSE = 7,
9      // ...
10     OPEN = 255,
11 }
12
13 struct InterfaceData
14 {
15     public int socket;
16     public uint ip;
17     public byte protocol;
18     public ushort port;
19 }
```

```
1  interface InterfaceBus : IBus
2  {
3      bool valid;
4      byte interface_function;
5      InterfaceData request;
6  }
7
8  interface InterfaceControlBus : IBus
9  {
10     bool valid;
11
12     byte exit_status;
13     byte interface_function;
14     InterfaceData request;
15     InterfaceData response;
16 }
```

Implementation

Interface protocol

Limitations

- One request at a time.
- Arbitrary delay between request and response.

- Setup
 - Graph file simulator
- Test
- Validation
 - Latency
 - Outgoing packet validation
 - Internet Protocol Suite compliancy as per RFC 1122

Graph simulation node types



Data In



Send



Command



Data Out



Receive



Wait

? Some random citation so it does not
complain[Andrew S Tanenbaum(2013)]



Todd Austin Andrew S Tanenbaum.

Structured computer organization.

Pearson, Boston, 2013.

ISBN 978-0-273-76924-8.

end

end