# TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 19, 2019



Mark siger introduktion og 2-3 saetninger "abstrakt"

# Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2	2019 2 / 45
TCP/IP in hardware using SME		Table of Contents	
o i CP/IP in nardware u	ISING SIVIE		
-19		1 Introduction	Conclusion
60		(i) Implementation	Future Work
Table of Cor	.11.	Evaluation	Questions
☐ ☐ ☐ ☐ ☐ Table of Cor	ntents	Discussion	Demonstration
0			

# Table of Contents


- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19	, 2019 3 / 45	
TCP/IP in hardware using SME		Table of Contents		
Introduction	36 32	( Introduction	Conclusion	
60-6		Implementation     Evaluation	<ul><li>Future Work</li><li>Questions</li></ul>	
Table of Cor	ntents	Discussion	Demonstration	
(1)				

### Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Introduction

Background and Motivation

Background and Motivation

Applikationer og Big-Data udregninger flytter til Cloud, drevet af store data centre.


Disse data-centre kraever rigtigt meget plads, store maengder af stroem og er i stigende grad svaere at vedligeholde og udvide.

De fleste data-centre er derfor begyndt at aflaste beregningerne til FPGAer, som fjerner meget af overhead til beregningerne

FPGA bruges til at få en computer til at køre hurtigere hvis de mest brugte instruktioner, skrives direkte ned i hardwaren


PROBLEMET er at der kun kan vaere en begreanset antal af FPGAer i konventionele servere

### A conventional data center architecture






Proposed disaggregated data center architecture (Weerasinghe et al. [2016])





Hvis man splitter resourcerne op, kan man takket været FPGA få bedre ydeevne på det samme areal, samt nemmere håndtering af servere og deres komponenter.

### FPGA usage





### The Internet






Figure: Map of about 30% of the accessible the endpoints on the Internet




### The Internet Protocol Suite - A scenario





### Design with the 4 layers in mind



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Introduction

### Table of Contents

- Introduction
- 2 Implementation
  - SME introduction
  - Processes
  - Buffers
  - Interface signal protocol
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration

Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME


TCP/IP in hardware using SME

Implementation

Table of Contents

Table of Contents

SME introduction



### SME(Synchronous Message Exchange) introduction

- Processes and Busses
- Higher abstraction
- Handling of clocks
- Easy testing
- Not fully feature complete with C#(No threads, no allocation)

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2019 12 / 45
TCP/IP in hardware i	using SME	Implementation SME introduction
Implementation  Implementation	Ü	SME[Synchronion Message Exchange) introduction  • Processes and Bisses  • Higher adstruction  • Handing of clocks  • Entry Message Code  • Not fully Statute complete with C-g(No threads, no allocation)


- What is a bus and a process
- No VHDL code
- Clocks abstracted away behind the management of processes and busses
- Testing straight in the simulator, but also in afterwards in the GHDL compiler, via an clock lookup table
- Since not feature complete, only simple structures can be used. We choose state diagrams since they are possible to make, and easy to understand

**Processes** 

### State machines

```
public class SomeProcess :
             StateProcess
 2
       private override async
              Task
               OnTickAsync()
 4
 5
         a();
 6
         await ClockAsync();
 7
         b();
 8
         await ClockAsync();
 9
         c();
10
         await ClockAsync();
12
     }
```

```
1
     public class SomeProcess :
            SimpleProcess
 2
 3
     // Initial state
 4
     state = A;
     protected override void
           OnTick()
 7
 8
       switch(state) {
 9
         case A:
10
           a();
11
           state = B;
         case B:
12
13
           b();
14
           state = C:
         case C:
15
16
           c();
17
           state = A;
18
19
     }
```



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME


September 19, 2019

13 / 45

TCP/IP in hardware using SME

-Implementation

—Implementation





### State machines

- StateProcess
   Eksekvering kan stoppes når som helst(i bidder)
- SimpleProcess
   Run er en clock altid, state machine håndteres med en switchcase.
   Algoritme kan splittes op i flere bidder, men kræver en state per bid

**Processes** 

### Examples






Internet in process state machine

Transport process state machine



- Gå igennem state diagrammer
- Snak om grundlaget for de forskellige typer brug

Buffers



### Why buffers?


- Fixes segmentation
- Processes can get data at their leisure




Hvorfor bruer vi buffers?

Buffers

### Memory segments







Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2019 16 / 45
TCP/IP in hardware usi	ag SME	Implementation Buffers
TCI / III III II III Wale usii	Ig JIVIL	Memory segments
61-60-610-610-610-610-610-610-610-610-61	n	Report Loring The Control of the Con


- Reason behind?
  - Segment handling
  - References to other segment to concatting of segments later

Buffers

Memory dictionary









Snak om input

**Buffers** 

Memory dictionary





Snak om input

Value Legend


Offset Address Next


Key

Pointer

**Buffers** 

Memory dictionary







Snak om input

**Buffers** 

Some problems with the memory dictionaries!

Number of iterations

Transcol



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Implementation

Implementation

September 19, 2019 18 / 4
Implementation
Indian and the memory distinctive
Section of February


Bright Section of

### Overflow!

- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

Buffers

Some problems with the memory dictionaries!



Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2019 18 / 45
TCP/IP in hardware using SME		Implementation Bullers
	Sing SiviL	Some problems with the memory dictionaries!
Implementation  Implementation	ion	Toronto de la constante de la

Number of iterations


Overflow!


- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

**Buffers** 

Some problems with the memory dictionaries!







Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Implementation

Implementation


September 19, 2019 18 / 45


### Overflow!

- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

**Buffers** 

Some problems with the memory dictionaries!





Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Implementation

Implementation

September 19, 2019 18 / 45

Implementation
Some problems with the memory distinction


The problems with the memory distinction of the problems of the problems


### Overflow!

- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

**Buffers** 

Some problems with the memory dictionaries!





Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Implementation


Implementation


Overflow!

- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

**Buffers** 

Some problems with the memory dictionaries!





Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 19, 2019

18 / 45

TCP/IP in hardware using SME

Implementation

Implementation




### Overflow!

- Kør løkken en gang per clock
- Brug en anden model end en linked list, måske et fast offset?

Interface signal protocol

Identifying the scenarios





Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 19, 2019

19 / 45


TCP/IP in hardware using SME \_\_Implementation

—Implementation



Interface signal protocol










Interface signal protocol



### Buffer-Producer: Inspired by AXI4

- Single clock offset when sending data.
- Indicate end of stream with bytes\_left.






Interface signal protocol

# France | Fra







### Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
  - Setup
  - Test
  - Validation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration




### Graph file simulation

- Full input output
- Does not take latency between packets into account
- Simplifies test cases




Definer send og receive bedre



Hop til illustrationen på næste slide nå du snakker om det!

# **Evaluation**

Setup



Mark Jan Jacobi & Jan Meznik (KU)


TCP/IP in hardware using SME

September 19, 2019

26 / 45

TCP/IP in hardware using SME Levaluation

└─Evaluation



### Senario

- Real life scenario
- Test at high workloads
- Remove garbage
- Respond to packet
- Differ between concurrent connections



Fortæl kun om hvad vi vil have, ikke hvad vi har lavet af test

# Evaluation Test

### The test

- 17283 packets in total
- Two "sessions"
- 640\*2 UDP packets that needs a response
- 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used



### Evaluation

### Validation

Latency calculations:

 $n_{\rm D}$ : The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

 $n_{\rm T}$ : The internet header size.

 $n_{\rm T}$ : The transport header size.


The total packet size.

From packet to user

$$6+n_{\mathtt{I}}+2n_{\mathtt{T}}+3n_{\mathtt{D}}$$

From user to packet

$$8 + 2n_{\rm I} + 3n_{\rm T} + 4n_{\rm D}$$



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 19, 2019

TCP/IP in hardware using SME Evaluation

først


-Evaluation

Bufferen kan ikke videresende data dirrekte, da den skal gemme segmentet

#### **Evaluation**

#### Validation

Outgoing packet validation:





Protocol ikke sat korrekt, destination ip ikke sat korrekt

### **Evaluation**

Validation

Internet Protocol Suite compliancy as per RFC 1122



Ikke testet helt igennem, mem felterne er generelt sat

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion


- Conclusion
- **6** Future Work
- Questions
- 8 Demonstration



#### Improving the performance:

#### Estimated performance:

$$1~\text{Byte}*10~\text{MHz}=80~\text{Mbps}$$





Usability

#### SOMETHING

Using C#

State modelling Simulation Concurrency

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2	2019 35 / 45
TCP/IP in hardware u Compared to the compared	ising SME	Using Car	Sale modelling Simulation Concurrency


- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 19, 2	019 36 / 45	
TCP/IP in hardware using SME		Table of Contents	Table of Contents	
o	ISING SIVIE			
Conclusion		Introduction	Conclusion	
60		(a) Implementation	Future Work	
6. 1 - 1. 66		Evaluation	Questions	
Table of Cor	ntents	Discussion	Demonstration	
7				

#### Conclusion

- The design underwent many alternations, but the final layered design has proven to work great
- In 1.83 mio. simulated clock cycles, all of 17283 packets were handled correctly
- Errors in the outgoing packets, but they should be easily fixable
- SME was of great help for the implementation, albeit with a few errors and bugs




- Introduction
- 2 Implementation
- Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
  - Firewall
  - TCP
- Questions
- 8 Demonstration



#### **Future Work**

Firewall






Integration med buffere. Hvad ville det indebære

# Future Work

#### Implementing TCP





- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration



#### **Bibliography**

[1] J. Weerasinghe, F. Abel, C. Hagleitner, and A. Herkersdorf. Disaggregated fpgas: Network performance comparison against bare-metal servers, virtual machines and linux containers. In 2016 IEEE International Conference on Cloud Computing Technology and Science (CloudCom), pages 9–17, Dec 2016. doi: 10.1109/CloudCom.2016.0018.



- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion

- Conclusion
- 6 Future Work
- Questions
- 8 Demonstration



# Demonstration

TCP/IP in hardware using SME	September 19, 2019 44 / 45
TCD/ID: I I : CME	
using SIME	
	Demonstration
ion	
	TCP/IP in hardware using SME using SME

