

TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 18, 2019

TCP/IP in hardware using SME

2019-09-18

TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 18, 2019

Mark siger introduktion og 2-3 sætninger "abstrakt"

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

2019-09-18

TCP/IP in hardware using SME


└ Introduction

└ Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.




TCP/IP in hardware using SME

└ Introduction

└ Background and Motivation

Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.



Applikationer og Big-Data udregninger flytter til Cloud, drevet af store data centre.



Disse data-centre kræver rigtigt meget plads, store mængder af strøm og er i stigende grad svære at vedligeholde og udvide.

De fleste data-centre er derfor begyndt at aflaste beregningerne til FPGA'er, som fjerner meget af overhead til beregningerne


kan bruges til at få en computer til at køre hurtigere hvis de mest brugte instruktioner, skrives direkte ned i hardwaren

PROBLEMET er at der kun kan være en begrænset antal af FPGA'er i konventionelle servere

A conventional data center architecture



Proposed disaggregated data center architecture (Weerasinghe et al. [2016])




TCP/IP in hardware using SME



└ Introduction

2019-09-18

Proposed disaggregated data center architecture (Weerasinghe et al. [2016])



Hvis man splitter ressourcerne op, kan man takket været FPGA få bedre ydeevne på det samme areal, samt nemmere håndtering af servere og deres komponenter.








Figure: Map of the 30% of accessible the endpoints on the Internet



The Internet Protocol Suite – A scenario




TCP/IP in hardware using SME


└ Introduction

2019-09-18

The Internet Protocol Suite – A scenario



Design with the 4 layers in mind



TCP/IP in hardware using SME

└ Introduction

2019-09-18

Design with the 4 layers in mind



Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

2019-09-18 TCP/IP in hardware using SME
└─ Implementation
└─ Table of Contents

Table of Contents


- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

- Processes
 - State machines
- Buffers
 - Memory segments
 - Dictionary
- Interface signal control
 - Buffer-Producer
 - Compute-Producer
- Interface control
 - Usage
 - Limitations

State machines

```
1 public class SomeProcess :
2   ↳ StateProcess
3 {
4   private override async
5   ↳ Task OnTickAsync()
6   {
7     a();
8     await ClockAsync();
9     b();
10    await ClockAsync();
11    c();
12    await ClockAsync();
13  }
```

```
1 public class SomeProcess :
2   ↳ SimpleProcess
3 {
4   // Initial state
5   state = A;
6
7   protected override void
8   ↳ OnTick()
9   {
10    switch(state) {
11      case A:
12        a();
13        state = B;
14      case B:
15        b();
16        state = C;
17      case C:
18        c();
19        state = A;
20    }
21  }
```



Implementation



Processes

State machines


```
1 public class SomeProcess :
2   ↳ SimpleProcess
3 {
4   // Initial state
5   state = A;
6
7   protected override void
8   ↳ OnTick()
9   {
10    switch(state) {
11      case A:
12        a();
13        state = B;
14      case B:
15        b();
16        state = C;
17      case C:
18        c();
19        state = A;
20    }
21  }
```

```
1 public class SomeProcess :
2   ↳ SimpleProcess
3 {
4   // Initial state
5   state = A;
6
7   protected override void
8   ↳ OnTick()
9   {
10    switch(state) {
11      case A:
12        a();
13        state = B;
14      case B:
15        b();
16        state = C;
17      case C:
18        c();
19        state = A;
20    }
21  }
```

Examples



Memory segments



TCP/IP in hardware using SME


└ Implementation

└ Implementation



Implementation

Buffers

Memory segments




Memory dictionary



Implementation


Buffers

Some problems with the memory dictionaries!




2019-09-18


- TCP/IP in hardware using SME
 - Implementation
 - Implementation



Some problems with the memory dictionaries!




- 2019-09-18 TCP/IP in hardware using SME
 - Implementation
 - Implementation



Implementation

Buffers

Some problems with the memory dictionaries!




2019-09-18 TCP/IP in hardware using SME

- └ Implementation
- └ Implementation

Implementation


Some problems with the memory dictionaries!



Implementation

Buffers

Some problems with the memory dictionaries!



TCP/IP in hardware using SME

└ Implementation

└ Implementation

Implementation Buffers

Some problems with the memory dictionaries!




2019-09-18

Implementation

Buffers

Some problems with the memory dictionaries!




TCP/IP in hardware using SME

└ Implementation

└ Implementation

Implementation Buffers


Some problems with the memory dictionaries!



Implementation


Buffers

Some problems with the memory dictionaries!



2019-09-18 TCP/IP in hardware using SME


- Implementation
- Implementation



Implementation

Interface signal protocol

Identifying the scenarios




TCP/IP in hardware using SME

└ Implementation

└ Implementation

Implementation
Interface signal protocol


Identifying the scenarios



Implementation

Interface signal protocol

Compute-Producer (CP)




TCP/IP in hardware using SME

└ Implementation

└ Implementation


Implementation

Interface signal protocol



Buffer-Producer: Inspired by AXI4

- Single clock offset when sending data.
- Indicate end of stream with `bytes_left`.



TCP/IP in hardware using SME


└ Implementation

└ Implementation

Implementation Interface signal protocol

Buffer-Producer: Inspired by AXI4

- Single clock offset when sending data.
- Indicate end of stream with `bytes_left`.




Implementation

Interface signal protocol

Buffer-Producer (BP)

Producer

Consumer



TCP/IP in hardware using SME

Implementation

Implementation

Implementation

Interface signal protocol



Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

2019-09-18

TCP/IP in hardware using SME

└─ Evaluation

└─ Table of Contents

Table of Contents


- 1 Introduction
- 2 Implementation
- 3 **Evaluation**
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions

- Setup
 - Graph file simulator
- Test
- Validation
 - Latency
 - Outgoing packet validation
 - Internet Protocol Suite compliancy as per RFC 1122

Graph file simulation

- Full input - output
- Does not take latency between packets into account
- Simplifies test cases

Graph simulation node types




State and Color	Description
Waiting	Vertex is not in use.
Ready	Vertex is ready for activation.
Active	Vertex is active. Simulator is gathering data.
Inactive	Vertex is inactive. Simulator is not gathering data.
Done	Vertex is done and validated.

Evaluation Setup

Graph simulation node types		State and Color	Description	
			Waiting	Vertex is not in use.
			Ready	Vertex is ready for activation.
			Active	Vertex is active. Simulator is gathering data.
			Inactive	Vertex is inactive. Simulator is not gathering data.
			Done	Vertex is done and validated.
			Data In	Send
Data Out	Receive	Wait		

Evaluation

Setup



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME


September 18, 2019

25 / 42

TCP/IP in hardware using SME

└ Evaluation

└ Evaluation



2019-09-18

Senario

- Real life scenario
- Test at high workloads
- Remove garbage
- Respond to packet
- Differ between concurrent connections

The test

- 17283 packets in total
- Two "sessions"
- 640*2 UDP packets that needs a response
- 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used

TCP/IP in hardware using SME

└─Evaluation

└─Evaluation

Evaluation Test

The test

- 17283 packets in total
 - Two "sessions"
 - 640*2 UDP packets that needs a response
 - 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used

Latency calculations:

n_D : The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

n_I : The internet header size.

n_T : The transport header size.

n : The total packet size.


From packet to user

$$6 + n_I + 2n_T + 3n_D$$

From user to packet

$$8 + 2n_I + 3n_T + 4n_D$$

Outgoing packet validation:



TCP/IP in hardware using SME


└ Evaluation

└ Evaluation

Evaluation

Validation

Outgoing packet validation:



2019-09-18

Internet Protocol Suite compliancy as per RFC 1122

2019-09-18

TCP/IP in hardware using SME

└─Evaluation

└─Evaluation

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion**
- 5 Conclusion
- 6 Future Work
- 7 Questions

Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 18, 2019

31 / 42

2019-09-18

TCP/IP in hardware using SME


└ Discussion

└ Table of Contents

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion**
- 5 Conclusion
- 6 Future Work
- 7 Questions

Improving the performance:



Estimated performance:

$1 \text{ Byte} * 10 \text{ MHz} = 80 \text{ Mbps}$


TCP/IP in hardware using SME

└ Discussion

└ Discussion

Discussion

Estimated performance
 $1 \text{ Byte} * 10 \text{ MHz} = 80 \text{ Mbps}$



Usability

SOMETHING

2019-09-18

TCP/IP in hardware using SME

└ Discussion

Using C#

State modelling
Simulation
Concurrency

2019-09-18 TCP/IP in hardware using SME

└ Discussion

Using C#

State modelling
Simulation
Concurrency

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion**
- 6 Future Work
- 7 Questions

2019-09-18 TCP/IP in hardware using SME
└─ Conclusion
└─ Table of Contents

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion**
- 6 Future Work
- 7 Questions

- Lot of trial and error to find the optimal design in the beginning
- In 10 mio. simulated clock cycles, 17283 packets were handled, 1280 of which were correctly received by the Application layer, and then sent out again
- Even with a few flaws, SME is a great framework for hardware modelling

TCP/IP in hardware using SME

└ Conclusion

└ Conclusion

Conclusion

- Lot of trial and error to find the optimal design in the beginning
- In 10 mio. simulated clock cycles, 17283 packets were handled, 1280 of which were correctly received by the Application layer, and then sent out again
- Even with a few flaws, SME is a great framework for hardware modelling

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work**
- 7 Questions

2019-09-18

TCP/IP in hardware using SME

└ Future Work


└ Table of Contents

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work**
- 7 Questions

Future Work

Firewall




TCP/IP in hardware using SME

└ Future Work


└ Future Work

Future Work

Firewall



Implementing TCP



2019-09-18

TCP/IP in hardware using SME

└Future Work

└Future Work

Future Work

TCP

Implementing TCP

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions**

2019-09-18

TCP/IP in hardware using SME

└─ Questions

└─ Table of Contents

Table of Contents

- 1 Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- 5 Conclusion
- 6 Future Work
- 7 Questions**

- [1] J. Weerasinghe, F. Abel, C. Hagleitner, and A. Herkersdorf. Disaggregated fpgas: Network performance comparison against bare-metal servers, virtual machines and linux containers. In *2016 IEEE International Conference on Cloud Computing Technology and Science (CloudCom)*, pages 9–17, Dec 2016. doi: 10.1109/CloudCom.2016.0018.

