# TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 18, 2019



Mark siger introduktion og 2-3 saetninger "abstrakt"


## Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- Discussion
- Conclusion
- Future Work
- Questions



#### Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Introduction

Background and Motivation

Background and Motivation

TCP/IP in hardware using SME

Introduction

Applikationer og Big-Data udregninger flytter til Cloud, drevet af store data centre.


Disse data-centre kraever rigtigt meget plads, store maengder af stroem og er i stigende grad svaere at vedligeholde og udvide.

De fleste data-centre er derfor begyndt at aflaste beregningerne til FPGAer, som fjerner meget af overhead til beregningerne

kan bruges til at få en computer til at køre hurtigere hvis de mest brugte instruktioner, skrives direkte ned i hardwaren


PROBLEMET er at der kun kan vaere en begreanset antal af FPGAer i konventionele servere

#### A conventional data center architecture






Proposed disaggregated data center architecture (Weerasinghe et al. [2016])





Hvis man splitter resourcerne op, kan man takket været FPGA få bedre ydeevne på det samme areal, samt nemmere håndtering af servere og deres komponenter.

#### FPGA usage





#### The Internet






Figure: Map of the 30% of accessible the endpoints on the Internet




#### The Internet Protocol Suite - A scenario





#### Design with the 4 layers in mind






## Table of Contents

- Introduction
- 2 Implementation
- Evaluation
- 4 Discussion
- Conclusion
- 6 Future Work
- Questions



- Processes
  - State machines
- Buffers
  - Memory segments
  - Dictionary
- Interface signal control
  - Buffer-Producer
  - Compute-Producer
- Interface control
  - Usage
  - Limitations



**Processes** 

#### State machines


```
public class SomeProcess :
1

→ StateProcess

2
3
     private override async
     4
5
       a();
       await ClockAsync();
6
7
8
       await ClockAsync();
9
       c();
10
       await ClockAsync();
11
    }
```

```
1
     public class SomeProcess :
    \hookrightarrow SimpleProcess
 2
 3
    // Initial state
 4
    state = A;
 5
    protected override void
 6
    → OnTick()
 7
8
      switch(state) {
9
        case A:
10
          a();
11
          state = B:
         case B:
13
           b();
14
           state = C;
15
         case C:
16
           c();
           state = A;
17
18
19
     }
```

TCP/IP in hardware using SME



TCP/IP in hardware using SME

Implementation


Mark Jan Jacobi & Jan Meznik (KU)


—Implementation



Processes

#### Examples








Buffers


#### Memory segments






Buffers

#### Memory dictionary







Buffers




Buffers




Buffers




Buffers



Buffers




Buffers



Interface signal protocol

#### Identifying the scenarios



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 18, 2019

17 / 42


TCP/IP in hardware using SME \_\_Implementation

-Implementation



Interface signal protocol








#### Buffer-Producer: Inspired by AXI4


- Single clock offset when sending data.
- Indicate end of stream with bytes\_left.





Interface signal protocol







## Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- Conclusion
- 6 Future Work
- Questions



- Setup
  - Graph file simulator
- Test
- Validation
  - Latency
  - Outgoing packet validation
  - Internet Protocol Suite compliancy as per RFC 1122




Setup


#### Graph file simulation

- Full input output
- Does not take latency between packets into account
- Simplifies test cases






Setup



TCP/IP in hardware using SME Levaluation Levaluation



#### Senario

- Real life scenario
- Test at high workloads
- Remove garbage
- Respond to packet
- Differ between concurrent connections



# Evaluation Test

#### The test

- 17283 packets in total
- Two "sessions"
- 640\*2 UDP packets that needs a response
- 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used



#### Validation

#### Latency calculations:

n<sub>D</sub>: The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

 $n_{\rm I}$  : The internet header size.

 $n_{\rm T}$ : The transport header size.

*n*: The total packet size.

From packet to user

$$6+n_{\mathtt{I}}+2n_{\mathtt{T}}+3n_{\mathtt{D}}$$

From user to packet

$$8+2n_{\mathtt{I}}+3n_{\mathtt{T}}+4n_{\mathtt{D}}$$

Mark Jan Jacobi & Jan Meznik (KU)


TCP/IP in hardware using SME

TCP/IP in hardware using SME

Final patent to sare of the patent to the data part of the patent to sare of the

#### Validation

#### Outgoing packet validation:





Validation

Internet Protocol Suite compliancy as per RFC 1122



## Table of Contents


- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- Conclusion
- Future Work
- Questions



#### Improving the performance:

#### Estimated performance:

$$1~\text{Byte}*10~\text{MHz}=80~\text{Mbps}$$



Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 18, 2019	32 / 42
TCP/IP in hardware using SME		Discussion	
m ICF/IF III Hardware u	Improving	Improving the performance:	
Discussion  Discussion		Estimated performance  1 Byte + 10 MHz = 80 Mbps	MATERIAL STATES

Usability

## SOMETHING

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SIME	September 18, 2019	33 / 42
TCP/IP in hardware to Discussion	ising SME	Usability SOMETHING	

Using C#

State modelling Simulation Concurrency

Mark Jan Jacobi & Jan Meznik (KU)	TCP/IP in hardware using SME	September 18, 2019	34 / 42
TCP/IP in hardware u  1-60-6100  Discussion	sing SME	State modelling Using Car Simulation Consumency	ng

## Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- Conclusion
- Future Work
- Questions



## Conclusion

- Lot of trial and error to find the optimal design in the beginning
- In 10 mio. simulated clock cycles, 17283 packets were handled, 1280 of which were correctly received by the Application layer, and then sent out again
- Even with a few flaws, SME is a great framework for hardware modelling




#### Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- Discussion
- Conclusion
- 6 Future Work
- Questions



#### **Future Work**


Firewall





# Future Work


#### Implementing TCP





## Table of Contents

- Introduction
- 2 Implementation
- Evaluation
- Discussion
- Conclusion
- Future Work
- Questions



#### **Bibliography**

[1] J. Weerasinghe, F. Abel, C. Hagleitner, and A. Herkersdorf. Disaggregated fpgas: Network performance comparison against bare-metal servers, virtual machines and linux containers. In 2016 IEEE International Conference on Cloud Computing Technology and Science (CloudCom), pages 9–17, Dec 2016. doi: 10.1109/CloudCom.2016.0018.



