TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 18, 2019



Mark siger introduktion og 2-3 saetninger "abstrakt"


Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- Discussion
- Conclusion
- Future Work
- Questions



Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 18, 2019

3/42

Background and Motivation

Figure half

Background and Motivation

Background and Motivation

Applikationer og Big-Data udregninger flytter til Cloud, drevet af store data centre.

data-centre kraever meget plads, store maengder af stroem og er svaere at vedligeholde og udvide.

DC optimerer servere for at få mest værdi muligt


Tendens til aflaste beregninger til FPGAer, fjerne overhead

FPGA er hardware kan udføre beregninger hurtigt pga. dens parallele programmerbare natur. Den er hurtigt fordi instruktioner skrives direkte ned i hardwaren

— GRAF HER —


PROBLEMET er at der kun kan vaere en begreanset antal af FPGAer i

A conventional data center architecture






Proposed disaggregated data center architecture (Weerasinghe et al. [2016])





Hvis man splitter resourcerne op, kan man takket været FPGA få bedre ydeevne på det samme areal, samt nemmere håndtering af servere og deres komponenter.

FPGA usage





The Internet





Figure: Map of about 30% of the accessible the endpoints on the Internet



The Internet Protocol Suite (TCP/IP)





 TCP/IP er samling af standarder og protokoller

Link: Overførsel på det fysiske medium

Internet: bestemmer data-veje, addressering, fejl-kontrol

Transport: pålidelighed, forbindelser, kontrol flow

Application: Defineret af selve applikationen

Design with the 4 layers in mind






Table of Contents

- Introduction
- 2 Implementation
- Evaluation
- 4 Discussion
- Conclusion
- 6 Future Work
- Questions



- SME introduction
- Processes
 - State machines
- Buffers
 - Memory segments
 - Dictionary
- Interface signal control
 - Buffer-Producer
 - Compute-Producer



SME(Synchronous Message Exchange) introduction

- Processes and Busses
- Higher abstraction
- Handling of clocks
- Easy testing
- Not fully feature complete with C#(No threads, no allocation)



- What is a bus and a process
- No VHDL code
- Clocks abstracted away behind the management of processes and busses
- Testing straight in the simulator, but also in afterwards in the GHDL compiler, via an clock lookup table


State machines

```
public class SomeProcess :

→ StateProcess

2
3
       private override async
      → Task OnTickAsync()
4
         a();
5
6
         await ClockAsync();
7
        b();
8
         await ClockAsync();
9
         c();
10
         await ClockAsync();
12
    }
```

```
public class SomeProcess :
 1
    \hookrightarrow SimpleProcess
 2
 3
     // Initial state
    state = A;
 5
    protected override void
    ⇔ OnTick()
 7
 8
       switch(state) {
 9
         case A:
10
           a();
           state = B;
11
         case B:
12
13
           b();
           state = C;
14
15
         case C:
16
           c();
17
           state = A;
18
     }
19
```



Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

September 18, 2019

13 / 42

TCP/IP in hardware using SME Implementation


—Implementation



State machines

- StateProcess
 Eksekvering kan stoppes når som helst(i bidder)
- SimpleProcess
 Run er en clock altid, state machine håndteres med en switchcase.
 Algoritme kan splittes op i flere bidder, men kræver en state per bid

Examples



The internet process state machine The transport process state machine



Labels!

Buffers


• why buffes?



Hvorfor bruer vi buffers?

Buffers

Memory segments







Thumbnail?

Buffers

Memory dictionary







Statisk tabel?

Animationer? Billede af splitup af pakker? Hold det uden protocol specifik info.


Buffers




Buffers




Buffers




Buffers



Buffers




Buffers



Interface signal protocol

Identifying the scenarios



Mark Jan Jacobi & Jan Meznik (KU) TCP/IP in hardware using SME

-Implementation

-Implementation

19 / 42

Data skal overføres hurtigst muligt, og det må ikke gå tabt


Compute

2 scenarier: fra "compute" til buffer, og omvendt

- CP kan ikke vente
- BP har stor buffer, og consumer starter transaktion

Interface signal protocol








Interface signal protocol

Buffer-Producer: Inspired by AXI4





Interface signal protocol








Table of Contents

- Introduction
- 2 Implementation
- Second Second
- 4 Discussion
- Conclusion
- Future Work
- Questions



- Setup
 - Graph file simulator
- Test
- Validation
 - Latency
 - Outgoing packet validation
 - Internet Protocol Suite compliancy as per RFC 1122




Graph file simulation


- Full input output
- Does not take latency between packets into account
- Simplifies test cases




Definer send og receive bedre



Setup



TCP/IP in hardware using SME
Evaluation
Evaluation



Senario

- Real life scenario
- Test at high workloads
- Remove garbage
- Respond to packet
- Differ between concurrent connections



Evaluation Test

The test

- 17283 packets in total
- Two "sessions"
- 640*2 UDP packets that needs a response
- 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used



Validation

Latency calculations:

n_D: The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

 $n_{\rm I}$: The internet header size.

 $n_{\rm T}$: The transport header size.

n: The total packet size.

From packet to user

$$6+n_{\mathtt{I}}+2n_{\mathtt{T}}+3n_{\mathtt{D}}$$

From user to packet

$$8+2n_{\mathtt{I}}+3n_{\mathtt{T}}+4n_{\mathtt{D}}$$

Mark Jan Jacobi & Jan Meznik (KU)

TCP/IP in hardware using SME

TCP/IP in hardware using SME

Evaluation


Latency cataldries:

6, 1 The number of lytes in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence in the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the data part of the protect. The scribe latence is the protect. The scribe laten

Hav billede af sytem ved siden af system graf med selve latency bufferen kan ikke videresende data dirrekte, da den skal gemme segmentet først

Validation

Outgoing packet validation:





Protocol ikke sat korrekt, destination ip ikke sat korrekt

Validation

Internet Protocol Suite compliancy as per RFC 1122



Ikke testet helt igennem, mem felterne er generelt sat

Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- Conclusion
- 6 Future Work
- Questions



Improving the performance:

Estimated performance:

$$1~\text{Byte}*10~\text{MHz}=80~\text{Mbps}$$






Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- 4 Discussion
- Conclusion
- Future Work
- Questions



Conclusion

- The design underwent many alternations, but the final layered design has proven to work great
- In 1.83 mio. simulated clock cycles, all of 17283 packets were handled correctly
- Errors in the outgoing packets, but they should be easily fixable
- SME was of great help for the implementation, albeit with a few errors and bugs





Table of Contents

- Introduction
- 2 Implementation
- 3 Evaluation
- Discussion
- Conclusion
- 6 Future Work
- Questions



Future Work

Firewall





Integration med buffere. Hvad ville det indebære

Future Work

Implementing TCP







Table of Contents

- Introduction
- 2 Implementation
- Evaluation
- Discussion
- Conclusion
- Future Work
- Questions



Bibliography

[1] J. Weerasinghe, F. Abel, C. Hagleitner, and A. Herkersdorf. Disaggregated fpgas: Network performance comparison against bare-metal servers, virtual machines and linux containers. In 2016 IEEE International Conference on Cloud Computing Technology and Science (CloudCom), pages 9–17, Dec 2016. doi: 10.1109/CloudCom.2016.0018.



