




TCP/IP in hardware using SME

Meznik, Jan
pzj895@alumni.ku.dk
jan@meznik.dk

Jacobi, Mark Jan
dcz738@alumni.ku.dk
mark@jacobi.pm

September 1, 2019



Abstract

In this thesis, we design and implement a networking protocol using the Synchronous Message Exchange model – a new framework intended to help model hardware descriptions. The final pipelined design boasts with a decentralized memory model, with model division easily extensible and modifiable, closely resembling that of the architecture of the Internet Protocol Suite.

Initial tests performed on the simulated system with real captured network traffic suggests stability, promising protocol compliance, and an acceptable, but theoretical, performance. Numerous suggestions are discussed to improve the performance, such as widening the bus-widths or replicating the stack itself to multiply the raw throughput.

Due to some trivial bugs and other minor missing features in the SME framework, the system could not be brought to the target FPGA hardware. However, we are optimistic that considerable performance is achievable with the current design, as well as great flexibility, extensibility and modularity of the system.

Acknowledgements

We would like to thank our supervisors Carl-Johannes Johnsen, Kenneth Skovhede, and Brian Vinter for their support, guidance, as well as their patience throughout this thesis. We would also like to thank our families and friends for their encouragements, moral support, and insightful ideas.

Contents

1	Introduction	1
1.1	Related work	2
2	Background	3
2.1	Internet Protocol Suite (TCP/IP)	3
2.1.1	Link Layer	3
	Ethernet (II) and IEEE 802.3	3
2.1.2	Internet Layer	4
	Internet Protocol (IP)	4
2.1.3	Transport Layer	5
	Transmission Control Protocol	5
	User Datagram Protocol	6
2.1.4	Application Layer	6
2.2	Hardware	6
2.2.1	Field Programmable Gate Array (FPGA)	6
	Technical specifications	7
2.2.2	Application-specific integrated circuit (ASIC)	7
2.2.3	Complex Programmable Logic Devices (CPLD)	7
2.2.4	Choosing Field-Programmable Gate Array (FPGA) for prototyping	8
	Programming an FPGA	8
2.3	Synchronous Message Exchange	8
2.3.1	The model	8
2.3.2	Process execution flow	9
2.3.3	Using SME	9
3	Design	10
3.1	Overview	10
3.1.1	Design principles	10
3.1.2	Initial requirements	10
3.2	Initial design	11
3.2.1	The issues	11
	Internal parsing buffer or memory is largely unavoidable	11
	Overutilized memory module	11
	Data fragmentation and memory management	12
3.3	Revised design	12
3.3.1	The issues	13
	Process under-utilization	13
	Redundant Link layer	13
	IPv4 fragmentation and out of order TCP packets	13
	TCP connection state sharing	13
	Problematic order of building and sending outgoing packets	14
3.4	Pipelined design	14

3.4.1	Internet layer processes	15
3.4.2	Busses	15
3.4.3	Data buffers	15
	Order of outgoing packets	15
3.4.4	Interface	16
	Read/Write interface	16
	Interface Control Bus	16
4	Implementation	19
4.1	Processes	19
4.1.1	State-machines	19
	SME process execution flow	19
	Internet Out state machine	20
	Internet In and Transport state machines	20
4.2	Buffers	20
4.2.1	Components	22
4.2.2	Memory segments	23
	Multi memory segments	23
	Single memory segments	24
4.2.3	Dictionary	24
4.2.4	Memory types	26
4.3	Interface Signal protocols	26
4.3.1	Buffer-Producer	26
4.3.2	Compute-Producer	27
4.4	Interface Control	29
4.4.1	Usage	29
4.4.2	Limitations	30
5	Evaluation	32
5.1	Setup	32
5.1.1	Graph file simulator	32
5.1.2	VHDL code	33
5.2	Test	33
5.3	Verification	33
5.3.1	Latency	33
	From Recive to Data In	35
	From Data out to Send	35
	Observations	35
5.3.2	Outgoing packet validation	35
5.3.3	Internet Protocol Suite compliancy as per RFC 1122	35
6	Discussion	37
6.1	Compiling to hardware	37
6.2	Performance	37
6.2.1	Improving performance	37
6.2.2	Increasing the throughput by widening the data channel in the busses	37
6.2.3	Replicating the system	38
6.3	Usability	39
6.3.1	Intended usage	39
6.3.2	Existing solutions	39
6.3.3	Integration with existing hardware	39
6.4	Using C# with SME	39

6.4.1	Concurrency	40
6.4.2	Cumbersome initialization and alternation	40
6.4.3	Using the C# language	40
	Pre-written components and modules	40
6.4.4	Process state modelling	41
	Repeated code	41
	Complicated state changes	41
6.4.5	Bugs and other lesser issues	41
7	Conclusion	43
8	Future work	44
8.1	Bugs	44
8.1.1	Dictionary module solution	44
8.2	Improvements	44
8.2.1	Wider data-channels between processes and buffers	44
8.2.2	Add external verification tool	45
8.2.3	Unsupported Transport protocol pass-through to Application layer . .	45
8.3	New features	45
8.4	Adding a firewall	45
8.4.1	Proposal for the design of incorporating the firewall	46
	Appendices	48
A	RFC compliancy	49
B	Information	51
B.1	Source code	51
B.2	Building the project	51
B.2.1	Code	51
B.2.2	Report	51

Abbreviations

ALU Arithmetic Logic Unit. 7

ARP Address Resolution Protocol. 2

ASIC Application Specific Integrated Circuit. 6, 7

CPLD Complex Programmable Logic Device. 6, 7

CPU Central Processing Unit. 1

DHCP Dynamic Host Configuration Protocol. 2

DoS attack Denial-of-Service attack. 46

EEPROM Electrically Erasable Programmable Read-Only Memory. 7

FDDI Fiber Distributed Data Interface. 3

FIFO First In, First Out. 40, 41

FPGA Field-Programmable Gate Array. i, 6–8, 39, 40

FTP File Transfer Protocol. 6

HLS High-Level Synthesis. 2, 39

HTTP HyperText Transfer Protocol. 6

ICMP Internet Control Message Protocol. 2

IEEE Institute of Electrical and Electronics Engineers. 4

IoT Internet of things. 39

IP Internet Protocol. 1, 4

IPv4 Internet Protocol version 4. 2, 4, 5, 26, 35, 45, 47

IPv6 Internet Protocol version 6. 5, 45

NIC Network Interface Controller. 1, 39

P2P Peer-to-Peer. 6

RTL Register-transfer level. 2

SME Synchronous Message Exchange. 2, 9, 33, 37, 39–41, 43, 45

SMEIL SME Implementation Language. 40

SMTP Simple Mail Transfer Protocol. 6

SoC System on a Chip. 6, 8

SSH Secure Shell. 6

TCP Transmission Control Protocol. 1, 2, 5, 6, 33, 45

TOE TCP offload engine. 1

ToS Type of Service. 5

TTL Time To Live. 5

UDP User Datagram Protocol. 2, 6, 29, 33, 35, 45

VHDL Very High Speed Integrated Circuit (VHSIC) Hardware Description Language. 1, 33, 37, 42, 43

VHSIC Very High Speed Integrated Circuit. v, 1

VoIP Voice over IP. 6

WWW World Wide Web. 6

Todo list

<div></div>	Some of the Abbriviation links seems to be going to the front page instead of the correct page. only happens on stuff on page 1	vi
<div></div>	From Carl: Mark: Side note: man laver også boards med FPGA, hvor deres bit-stream er gemt i en ROM, så de heller ikke kan blive reflashet. Eller rettere sagt, en FPGA kan kun blive reflashet, hvis man designer boardet til at kunne det. Men generelt har i ret!	7
<div></div>	From Carl: Mark: Pas på her, fordi det er ikke allokering i samme sense som f.eks. med memory allokering. Man kan godt allokere en FPGA runtime, men det er ikke på helt samme måde som man gør ved synthesis. I det tilfælde bliver FPGA'en basically lavet om til en GPU, hvor man bruger meget af FPGA'en til at manage hvad der kører hvor. Ellers kan man også lave partial reconfiguration, men det er uden for jeres scope!	8
<div></div>	From Carl: Mark: Skal en CPU og GPU dog også	8
<div></div>	Maybe add stuff like	24
<div></div>	To Mark: It it not a sparsly linked list, but an sparse array implemented by a linked list	24
<div> Some of the Abbriviation links seems to be going to the front page instead of the correct page. only happens on stuff on page 1 </div>		

Chapter 1

Introduction

This thesis describes the design and implementation of an efficient, high-speed TCP/IP network stack intended to run on custom hardware where performance, responsiveness, and throughput is crucial.

As is the trend with modern automation, computerization, and mechanization, new devices are steadily invented to handle this increasing demand for data and control. With the ever-increasing sophistication of machines generating immense amount of information, the data needs to be transmitted to numerous other machines for further processing, or even simply storage. The most common and the most convenient way of linking multiple devices together is using the internet, and its underlying protocols. However, the networking stack supplied with most major operating systems, while heavily optimised, suffers from considerable penalties due to complexities of a standard computer architecture. For example, heavy network traffic utilizes the computers' internal busses, utilizes the memory, and spend precious Central Processing Unit (CPU) clock-cycles with polling and interrupts. This prevents the machine from using these resources for other computing tasks.

These issues have been identified and solved by hardware manufacturers by adopting dedicated Network Interface Controller (NIC), which would employ various techniques to offload the processing. One such offloading technique is called the TCP offload engine (TOE), which usually takes care of the essential parts of networking involved – the Internet Protocol (IP) and the Transmission Control Protocol

(TCP) [1].

Modern hardware manufacturers can produce NICs boasting network throughput speeds as high as 100 Gigabits [2]. Unfortunately, these cards are highly specialized for certain applications, and even though they provide basic programmability, they are rarely suitable for rapid prototyping of applications and other custom hardware devices. Furthermore, each NIC manufacturer has a diverse set of hardware with varying interfaces, making it hard to combine, swap and test these cards. Licensed software solutions in the form of IP blocks exist as well [3] [4]. Unfortunately, these blocks are usually distributed as black-boxes of VHSIC Hardware Description Language (VHDL) code, which is hard to maintain, and even harder to debug and extend [5]. Additionally, these IP blocks or "cores" are exceptionally expensive for smaller design teams, making it nearly impossible to prototype hardware designs with limited funding [5]. Multiple networking IP cores exist gratis for non-commercial use, but use for these is very limited by that nature. Buying a licence for such IP cores is not an easy task either, as the prices of the licences are rarely listed on the vendor sites, and the sales departments have to be contacted for a custom quotation. It is also common to either require a lawyer to verify and sign the excessive license agreements, or having to sign up for memberships of various IP Licensing deals, such as the SignOnce IP Licensing program by Xilinx [6].

In this thesis, we bridge the gap between the blazingly-fast network offloading

devices and their more flexible and malleable software counterparts.

This networking stack is implemented in a fully self-contained fashion so that it is completely independent of any other software running on the machine, while utilizing the performance advantages gained from the lack of overhead in conventional implementations. The use of a high-level programming language in combination with the modern Synchronous Message Exchange (SME) model makes the network stack a very versatile implementation with ease of use, debugging, and even extension.

1.1 Related work

Networking is indeed desired in more and more applications and hardware devices. As a consequence, there exist projects that bring the internet protocol suite to the FPGA hardware. One such project is the Xilinx 10Gbps TCP/IP Stack, implementing a full TCP/IP stack inside the FPGA. It supports TCP and User Datagram Protocol (UDP) for data-transmission as well as auxiliary protocols, such as Internet Protocol version 4 (IPv4), Internet Control Message Protocol (ICMP), Address Resolution Protocol (ARP), and Dynamic Host Configuration Protocol (DHCP). This network stack is able to maintain a stable connection of 10Gbps, and higher speeds are easily reachable with better hardware [7]. This network stack has been implemented in C++ using the Vivado High-Level Synthesis compiler, generating the underlying Register-transfer level (RTL) model, greatly increasing the programmer productivity. To achieve performance in the High-Level Synthesis (HLS) C++ language, special loop pipelining and loop unrolling annotations are used to transform loops from conventional sequentially-executed loops to fully parallel loops [8]. These annotations are not a part of the core C++ language, and they cannot be added generated automatically without the risk of creating race conditions and other bugs. Still, the information about the loop unrolling has to be written by the programmer, and the perfor-

mance of the finished product relies solely on the ability of the programmer to use the correct parameters efficiently and without errors.

The architecture of the Xilinx TCP/IP stack, seen on figure 1.1, is very similar to the one described in the implementation chapter 4.




Figure 1.1: The architecture of the Xilinx 10Gbps TCP/IP stack introduced in *Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware*, in FCCM'15 [7].

Fernando Luís Herrmann et al. have also created an UDP/IP network stack in FPGA, achieving 1960 Mbps full-duplex throughput through their UDP/IP network on a Spartan-3E XC3S500e-4FG320 FPGA [9].

With a design able to both send and receive 8 bits per clock cycle, this project was able to clock at 122.76MHz, limited by the IP transmitter, which had the lowest speed. Interestingly, the whole system utilized only 14.19% of the resources on the modest, and fairly outdated Xilinx Spartan 3E, with the chip itself costing about 31.36 USD at the time of writing [10].

Chapter 2

Background




Figure 2.1: Layout of a typical frame sent through the network.

In this chapter, we will introduce the basic concepts of the Internet Protocol Suite, briefly describe its origin, semantics, and some of its protocols. Furthermore, SME and the hardware it will run on will be introduced as a basis for the implementation.

2.1 Internet Protocol Suite (TCP/IP)

Internet Protocol Suite, better known as simply TCP/IP, is a conceptual model providing end-to-end communication between computers. It consists of a collection of protocols specifying the communication between multiple Internet systems [11]. The very early research and development on what would later become the Internet Protocol Suite began in the late 1960s by the Defense Advanced Research Project Agency (DARPA), and was being adopted by DARPA, as well as the public, since 1983 [12]. Although the Internet Protocol Suite predates the newer, arguably more refined Open Systems Interconnection (OSI) model, TCP/IP still remains the popular choice in modern systems. As opposed to OSI 7-layer model [13], the collection of protocols in TCP/IP are organized into 4 abstraction layers, each related to their

scope of networking involved. The lowest layer is the Link layer followed by Internet layer, Transport layer, and finally, the Application layer.

2.1.1 Link Layer

The link layer is the lowest, bottom-most layer in the Internet Protocol Suite. Link layer addresses methods and protocols operating on the link that the host is physically connected to¹. The purpose of this layer is to send and receive IP datagrams for the Internet Layer described in the next section.

Contrary to the OSI model, this lowest layer in TCP/IP does not regard the standards and protocols of the physical mediums used (the pin layout, voltages, cable specifications etc.), making TCP/IP hardware-independent. As a result, TCP/IP can in theory be implemented on virtually any hardware configuration, emphasizing the flexibility of the model. TCP/IP supports many different link layers depending on the underlying hardware used, such as the Fiber Distributed Data Interface (FDDI) using optical fiber cables [14], RS-232 serial lines [15], or perhaps the most well-known link-layer protocol, the Ethernet.

Ethernet (II) and IEEE 802.3

The collection of standards known under the term "Ethernet" were originally developed by Xerox Corp. between year 1973 and 1974 [16] [17]. Version 2 of the proto-

¹Wireless connections are also included under this category.




Figure 2.2: Layout of the Ethernet II header. The **EtherType** field is used as **Length** in the IEEE 802.3 specification.

col was published in 1982 under the name Ethernet II, also known as DIX Ethernet, named after 3 companies participating in its design: DEC, Intel and Xerox [18]. Seeing wide adoption of this standard, it has been formally standardized as by the Institute of Electrical and Electronics Engineers (IEEE) under the publication of IEEE 802.3 in 1983 [19]. Unfortunately, the original specification of Ethernet frame format deviate slightly from that of IEEE 802.3 [17]. Figure 2.2 shows the layout of a standard Ethernet header. The **EtherType** field is used to indicate the type of the payload type, whereas it is used as **Length** in the IEEE 802.3. Fortunately, none of the valid **EtherType** values in conventional Ethernet are valid as **Length** in the 802.3 standard, and so the headers are easily distinguishable.

The divergent way of encapsulating IP datagrams is defined in RFC 894 for true Ethernet [20] and RFC 1042 for IEEE 802 networks [21].

2.1.2 Internet Layer

The internet layer mainly concerns itself with sending data from the source network to the destination network. This seemingly simple task requires multiple functions from the layer:

- Addressing and identification
- Packet routing
- *Basic* transmit diagnostic information




Figure 2.3: Layout of the IPv4 packet header

- Carrying data for various upper layer protocols

Internet Protocol (IP)

The core protocol of the Internet Layer is the aptly named Internet Protocol (IP), which is the workhorse of the TCP/IP protocol suite. IP is a connectionless data-gram delivery service based on the end-to-end principle, where the application-specific computation is located on the end nodes. It is often described as an "unreliable" protocol, as there are no guarantees that an IP datagram successfully arrives at the intended destination. By being connectionless, IP does not maintain any information about the current state about the outgoing datagrams. As a consequence, IP is a best effort service, in which the protocol does its best to deliver a packet without additional knowledge of the next steps in the network [17].

The first major version, and the currently most used version of the IP is version 4, usually referred to as IPv4. However, it

is steadily being replaced by the newer Internet Protocol version 6 (IPv6), with an adoption rate of over 29% total users connecting to `www.google.com` using an IPv6 address by Jul 30, 2019 [22]. Despite the improvements that the new version provides, it has been proven to be a hard challenge to replace, update, and modify all the existing network devices to support this new protocol, extending the life current version 4. In this thesis, only IPv4 will be considered.

IPv4 provides two basic functions: addressing and fragmentation. By using 32-bit addresses located as one of the last fields in the header on figure 2.3, the nodes use the destination address to transmit internet datagrams towards their destination. The process of selecting a path on the network is called routing [23].

Fragmentation on the other hand is used to split large datagrams and transmit these through nodes supporting smaller packets. The **Fragment Offset** in the packet header defines the offset of the data in the datagram with the **Identification** number.

IPv4 uses additional mechanisms to achieve its service:

- **Type of Service (ToS)**

ToS is used to indicate the desired quality of the service provided. It provides options to minimize delay or monetary cost, or options to maximize throughput or reliability [17] [23].

- **Time To Live (TTL)**

TTL is an upper limit of how many routers a datagram is allowed to pass. For every node visited, the TTL is decremented, and if the counter reaches 0, the datagram is destroyed. This ensures a reasonable routing by eliminating datagrams stuck in loops [23].

- **Options**

Options can be added to the end of the header as a variable-list of optional information. It can specify additional functionality during the transmission, such as timestamping, routing options, security restrictions etc..




Figure 2.4: Layout of the TCP packet header

However, since it is not required to support Options in the IPv4 header, these are rarely supported and used [17].

- **Header Checksum**

To ensure the correct routing and handling of the IP datagram, the checksum in the header assures the header-part of the packet is intact. Note that the checksum is only calculated for the header, and not the data, as this is done by most transport protocols.

2.1.3 Transport Layer

The transport layer establishes end-to-end data transfer between hosts. Protocols in the transport layer can provide additional services to the user, such as reliability, ordering, error- and flow-control, application addressing (port numbers), error-checking, and so on.

While it is possible to bypass the protocols in this layer on most modern network stacks, the protocols in the transport layer provide such essential and useful services that it hardly ever makes sense to implement in the application layer.

Transmission Control Protocol

While there are numerous protocols defined in the Transport Layer, perhaps the most well-known protocol in the stack is the TCP. Being one of the most used transport protocol for its reliability and congestion control systems, it is rightly justified to refer to the whole Internet Protocol Suite as simply "TCP/IP".




Figure 2.5: Layout of the UDP packet header

Since TCP prioritizes reliability of transmission rather than timely delivery, it is extensively used in applications which require these properties. For instance, this protocol is essential in key internet applications such as the File Transfer Protocol (FTP), Secure Shell (SSH) and World Wide Web (WWW).

User Datagram Protocol

The UDP is a stark opposite to TCP, as it is connectionless and unreliable in the sense that a sent segment might never arrive. Additionally, there is no handshake process, and the segments might arrive in a different order than they have been sent.

However, by removing all these features, UDP has a lot less overhead. The only thing the protocol needs to have is the source and destination port, the length of the data, and the checksum thereof, illustrated on figure 2.5. This simple nature of the protocol makes it possible to be very fast and responsive, and it has found its utility in Voice over IP (VoIP), Peer-to-Peer (P2P) file-transfer, as well as online multiplayer games.

2.1.4 Application Layer

The application layer protocols are used by applications and services to exchange information over the network. A few of the well-known application layer protocols are the HyperText Transfer Protocol (HTTP) [24], FTP [25], and Simple Mail Transfer Protocol (SMTP) [26].

This layer is usually implemented by the user-space applications themselves, and therefore are not strictly required to actually run a TCP/IP network.

2.2 Hardware

The networking stack is intended to be flexible enough to run on just about any configuration of hardware and software. However, this also means that it cannot depend on any major external components, such as an existing memory, a processor, or any form of operating system. Fundamentally, not only the software-part of the networking stack has to be implemented, but the hardware needs to be defined as well. This hardware should be self-contained enough to work well in combination with any additional system, which the user incorporate for networking. A wide variety of hardware types exist for such independent system, such as Application Specific Integrated Circuit (ASIC), Complex Programmable Logic Device (CPLD), and FPGA. Some even contain multiple independent systems such as a System on a Chip (SoC). Each of these integrated circuits have their advantages and disadvantages; some of them are re-programmable, some are cheap and disposable, and some are excellent for general-purpose applications.

2.2.1 Field Programmable Gate Array (FPGA)

Field Programmable Gate Arrays, or FPGA for short, are devices containing integrated circuits (ICs) consisting of arrays of logic blocks. These logic blocks can be programmed to form arbitrary logic circuit by simply synthesizing a design and then loading it onto the board. This process alone can save the manufacturer months by not having to fabricate a whole new IC.

FPGAs can be used for any computational tasks without the need of any additional hardware. Usually, these devices are used for smaller, domain-specific tasks, where the control over the hardware yields significant performance increases. FPGAs are indeed very universal, and can be used in product-design, prototyping, as well as in final products. Products like car driver assistance systems [27], audio decoders [28],

or even internet search engines [29] all utilize FPGAs to increase the performance, lower the electrical bill, and boost the development potential.

Technical specifications

Field Programmable Gate Arrays consists of a vast number of ICs, which can be re-programmed at any time for a desired application or functionality [30], making the devices very flexible and extensible, even after manufacturing.

These ICs are practically totally independent, and their logic within can be programmed and combined in virtually any way with other ICs. This, however, poses a problem, as signals do not propagate through circuitry, immediately, but rather, they have a slight delay. Sometimes, two events precede each other, while other times, events of distinct timings must occur simultaneously. Since the order of events is critical for correct and expected execution in digital circuits, a digital clock is used to ensure everything runs in sync. A clock in this context emits a series of pulses in a pre-determined and very precise interval. These pulses are used to control the execution of various elements in the circuitry.

When synthesizing to a FPGA, the compiler finds the longest code-path, it finds the required circuitry to perform the calculation, and then it determines the minimal required time for the signals to propagate through the path. In this manner, the fastest possible clock can be found for that particular circuit.² With innovations and steady improvements in modern FPGAs, the circuitries within the devices can be clocked at higher than 500 MHz [31].

2.2.2 Application-specific integrated circuit (ASIC)

ASIC is an integrated circuit consisting of components such as transistors, capacitors,

² Although many modern FPGAs consist of multiple regions which can have individual clock-rates. While it is a demanding task to propagate signals across these boundaries, a performance increases can be gained.

and resistors. During the manufacturing of an ASIC, the electrical design with the intended functionality is hardwired onto the board. This enables the devices to be very compact, efficient, fast, and low-power. Unfortunately, with this permanent nature of the board, the functionality cannot be changed after the fabrication, and the board has to be replaced in order to introduce new functionality [32].

The immutability of ASIC boards make them very inefficient for prototyping, but the bulk production once the final design is found can drive the per-device price down significantly. However, it is to be noted that some businesses still chose FPGA in finalized products in order to be able to patch and update the devices after the release, avoiding costly replacements if problems are found after the fact. [32]

2.2.3 Complex Programmable Logic Devices (CPLD)

CPLD are consists of a fully programmable AND/OR gate array and a set of macrocells. Macrocells are units prefabricated with higher-level functionality, such as Arithmetic Logic Unit (ALU)s, registers, and flip-flops. Since these macrocells are pre-made by the manufacturer, they can be heavily optimized in regards to both performance, but also power efficiency. [33]

CPLD devices are re-programmable, but unlike FPGAs, CPLD are non-volatile since their programming is stored on Electrically Erasable Programmable Read-Only Memory (EEPROM). This means that the programming is kept on power down, and the functionality is active as soon as the device is turned on [33].

Unfortunately, with the introduction of the pre-made functionality in the macrocells, a bit of flexibility and extensibility is lost compared to FPGA. For instance, while it is easy to integrate FPGA with external memory chips, CPLD has no on-die dedicated hardware (IP) available for offloading [34].

From Carl: Mark:
Side note: man
laver også boards
med FPGA, hvor
deres bitstream er
gemt i en ROM,
så de heller ikke
kan blive reflashet.
Eller rettere sagt,
en FPGA kan kun
blive reflashet,
hvis man designer
boardet til at
kunne det. Men
generelt har i ret!

2.2.4 Choosing FPGA for prototyping

In this thesis, only FPGAs will be taken into consideration for its re-programmability, its fairly low-cost, availability, and the compatibility with SME code-generators. During the implementation, the TUL PYNQ™-Z2 FPGA board will be used for prototyping. This board is based on Xilinx Zynq SoC, and is an excellent device for smaller projects given its wide assortment of documentation to get started prototyping. [35]

Programming an FPGA

Unlike conventional processors with a very sequential nature, the logic blocks in FPGAs are truly parallel in nature. Given the right programming, an FPGA can allocate dedicated sections of the chip for each independent subtask, enabling the circuitry to perform numerous independent calculations at once [30]. Unfortunately, this universality of FPGAs comes at a cost to their performance. Whereas conventional processors are heavily optimised based on the predetermined circuitry, FPGAs programmers must ensure to utilize the parallel nature of the device in order to secure best possible performance. Even worse, the FPGA must be programmed in such a way that all paths in the electrical wiring can be in any time-frame.

Due to this parallel nature of FPGAs, conventional programming languages are next to impossible to use. To define the behavior of an FPGA, Hardware Description Languages (HDL) are used. These programming languages are not easy to learn without a good grasp of electrical engineering. Even with prior programming knowledge, the unusual approach to concurrency in these languages can be hard to understand for average developers.

To simplify the development process, most manufacturers offer predefined circuits along their FPGAs. These predefined circuits are more commonly known as Intellectual Property (IP) cores, and can provide the hardware designers with pre-made

circuitry for a wide variety of functionality. While most IPs provide the functionality of processors for testing [36] on an FPGA, mp3 audio decoding or PCI bus interconnect can be obtained as well [32].

2.3 Synchronous Message Exchange

The Synchronous Message Exchange model (SME) is a messaging framework created in order to help model hardware descriptions [37]. It was conceived once the flaws of using Communicating Sequential Processes (CSP) was identified during the modelling of a vector processor with CSP using PyCSP [38]. It turned out that there is a major discrepancy between the way data is propagated in hardware opposed to that of the CSP model. While CSP does not pose any requirements on the communication between processes, in digital hardware, all communication has to be synchronized, driven by a clock. To combat this in the CSP model, a global clock process needed to be implemented, which was connected to all other processes. Additionally, latches had to be introduced in order to not overwrite values during a cycle. This caused an explosion of both channels and latches in the final design, making CSP a much less viable framework for hardware modelling [37].

2.3.1 The model

The SME model consists of only a few fundamental concepts. Each SME model is a *network* consisting of one or more *processes*. These processes do not share any memory or storage, but are interconnected with *busses*. These busses are perhaps the most interesting units in SME model, as they not only propagate information between processes using the underlying *channels*, but also introduce an implicit clock between the processes.

From Carl: Mark: Pas på her, fordi det er ikke allokering i samme sense som f.eks. med memory allokering. Man kan godt allokere en FPGA runtime, men det er ikke på helt samme måde som man gør ved syntesis. I det tilfælde bliver FPGA'en basically lavet om til en GPU, hvor man bruger meget af FPGA'en til at manage hvad der kører hvor. Ellers kan man også lave partial reconfiguration, men det er uden for jeres scope!

From Carl: Mark: Skal en CPU og GPU dog også

2.3.2 Process execution flow

The default execution flow of a process is fairly simple, and relates very closely to that of the actual hardware. At the beginning of a clock-cycle, the input-ports are read into the busses they are connected to. Then, the process executes its "compute" stage, and the results, if any, are written to the output-port, which will be read by the following bus. A visualization of the execution flow can be seen on figure 2.6. It




Figure 2.6: An illustration of a typical SME clock-cycle

is important to note that although certain channels might be written earlier than others in a process clock, the subsequent processes connected to said bus will first see the values change in the beginning of the next clock cycle.

However, it is important to note that in the newer SME model, the network supports clock-multipliers. In certain situations, it is desirable to clock the processes faster than the parent network. Here, SME will clock the network at an integer multiplier of the parent network.

2.3.3 Using SME

SME has undergone multiple iterations, reworks, and extensions. While it is still under very active testing and development, its core functionalities and features are well-established and stable [39].

SME has concurrent implementations in the C# and Python languages, with promising efforts to unify these under a common intermediate domain-specific language SMEIL [40]. The C# version has exhibited various advantages over the Python counterpart, such as the more error-prone strong typing system, which better reflects the functionality of the hardware, as well as

making the code more readable to the programmer. At the time of writing, the C# implementation currently enjoys the most recent features of the SME model, as it is being the most actively developed version.

Chapter 3

Design

3.1 Overview

The networking stack introduced in this thesis is implemented in the C# programming language with SME. The aim of its design is to capacitate performance, flexibility, and ease of use. In this chapter, the design principles are described, the architecture of the solution is outlined, and the components are outlined.

3.1.1 Design principles

As briefly mentioned in the introduction, the proposed network stack is to provide an alternative to the existing proprietary network offloading engines. While the main goal of this thesis is to research and study the suitability of SME for implementing a TCP/IP stack on an FPGA, there are many other aspects of the system to be studied. The extensibility of the network stack are to be tested by studying the effects of introducing new protocols to the stack. While the network stack should be able to be refined with new and custom protocols, it is to be studied which implications it has for the system. Mainly, it is to be seen how the addition of new protocols affect the performance, scalability, and viability of the system.

In the same vein, the design should be as FPGA-agnostic as possible. While this is mainly guaranteed by the SME framework used to develop the system, the underlying systems, operations, and features should be easily portable across FPGA manufacturers.

Lastly, the design of the networking stack should be interoperable with other systems

on the FPGA, or even other FPGAs. It is to be seen how easy it is to modify and extend the versatility of the system without any major modifications or even extensible knowledge of the system. As an example, the networking stack can be expanded with a firewall, developed alongside this project [41].

3.1.2 Initial requirements

Following our design principles, initial requirements and goals for the networking stack are set so that these can be tested and improved upon.

- **Essential protocols only**

Considering that the SME project is still fairly early in its development, and considering the sheer number of protocols in the internet protocol suite, the networking stack in this thesis is to support only the absolutely essential protocols required to provide the users with a meaningful interface to the internet. These protocols should be picked such that the system can provide the end-user with a network data-stream, which can transport information to and from a remote computer.

The initial protocols chosen may be implemented and supported partially, but they must not deviate from the standard specifications.

- **Support an interface for the end-user**

The system must be controlled by an end-user on the FPGA. Such an interface is very unique in its own way, com-

pared to standard software interfaces, like the ones defined in the POSIX collection of specifications. By supporting such an external interface gains insight in the way such a networking stack will be used, and which measures must be taken in order to provide the best possible integration and performance considerations.

- **Independent of underlying physical hardware**

By using SME, the underlying hardware description language code can be abstracted away from the actual implementation. This will later provide developers to easily modify and tweak the networking stack without having to consider the target hardware.

Likewise, the networking stack may not rely on using a certain physical layer hardware, and must be designed to be independent of the underlying hardware used for the physical connections. This will ensure that the target hardware can easily swap between physical connectors, such as going from ethernet cables to wireless, or even another FPGA.

3.2 Initial design

The initial architecture had a very simplistic approach to its design in order to aid with early identification of potential issues and problems. The basic idea of the initial design is to minimize the number of memory operations carried out. Under the assumption that the Ethernet interface used in the network stack will likely have limited memory, everything needs to be copied directly to the network stack. Figure 3.1 shows the initial design, where the leftmost module Ethernet connects to the memory for direct access, and each parsing layers listens to this connection and performs accordingly. Each parsing layer also connects to the subsequent layer in order to flag when the subsequent layer should start listening on the data-bus (that is, where the current packet header stops and the next header begins).

An advantage that this design provided was the centralized memory, which is much easier to up-scale in terms of capacity and bandwidth. This global memory would also be able to modify packets in-place, removing duplicate data, minimizing the need to copy data around, and making it easier to keep track of the memory fragmentation.

3.2.1 The issues

As anticipated, this initial design brought fourth the main issue fairly quickly in the implementation phase, where most of these stem from the differences in programming hardware as opposed to the software network stack, from which the inspiration was drawn.

Internal parsing buffer or memory is largely unavoidable

Although listening to the global data-bus and processing on the bytes currently therein seems like an efficient way of minimizing the data-transfer required across processes, it has shown to yield some unavoidable challenges.

Parsing fields in a packet-header is much more cross-dependent than initially anticipated; each field might have numerous implications on the way preceeding and subsequent fields are read and interpreted. As an example, in the Internet Control Message Protocol (ICMP), a redirect message type has an IPv4 address field in the header, whereas in the timestamp message type, this field is interpreted as both an identifier and a sequence number. This sort of interdependency is hard to parse without the ability of caching or buffering the header locally in the parsing process.

Overutilized memory module

While the ethernet is the main writer to the memory module, the parsing layers need to access and write to the module as well. At the very least, the memory module would have 6 connections in the network, not counting any additional components, such as user interface, firewall, etc. Although numerous memory implementations




Figure 3.1: The initial design

exist on the FPGA landscape, Block RAM (BRAM) seems to be the most suitable in this situation for its speed and latency. Unfortunately, many widely used block RAMs only have 2 simultaneous connections (or "ports") at the same time. Additionally, the block RAMs are frequently limited to only operate a few bytes of data at a time. Although some block RAMs, such as the ones found in Xilinx FPGAs can be cascaded [42] to lessen the impact of these limitations, this hardly provides a good basis for a scalable design.

Data fragmentation and memory management

Another problem a unified address space in the global memory is how costly basic memory operations, such as moving or copying, become. The initial assumption that packets stored in memory could be reused by modifying them in-place and send them turned out to be misguided, since the layout, size, and the number of the outgoing packets very rarely resemble the in-going packets.

Furthermore, the general purposedness of the memory makes it very hard to structure. Without a very complex memory management, the memory will inevitably get fragmented, and keeping track of the packets will become difficult.

3.3 Revised design

The initial architecture focused heavily on the input from the link interface, minimizing hardware memory requirements, and to minimize the latency from the source data-stream to its respective layer handler. Unfortunately, the opposite revealed to be true, as the overly-utilized memory unveiled plentiful issues to the performance.




Figure 3.2: Second iteration of the design

To avoid the problem with global memory, the data needs to "flow" through the components that need the data at that time. Therefore, as opposed to the initial design, where the link interface writes

to memory directly, in the revised design, this connection is completely removed. The idea is to let all the data pass through each state, letting each stage parse the required information, and passing the rest to the next components.

As seen on figure 3.2, the link interface, which provides the raw byte-stream from the network, is connected to all of the input parsing layers. The layers are connected in the order in which a network frame is parsed; link- to internet- to transport-layer. This approach aims to utilize the fact that the layers can act immediately upon the packets received directly from the source, avoid having to buffer the whole packet in each stage, as well as easing the logic required to buffer the data across the layers. This design starts by the Link Interface sending one byte at a time through its bus. The **Link In** will parse the first header, and signal the next layer upon completion. **Internet In** will then start to listen on the **Link Interface** bus and, using the information from **Link In**, parse the internet header accordingly. The same procedure would be applied to the connection between **Internet In** and **Transport In**.

When data is to be sent to the internet, the network frame would be built bottom up from the transport layer through internet to the link layer.

3.3.1 The issues

The issues quickly surfaced during the implementation of this revised design. Although the interconnect from the **Link Interface** to all the subsequent layers in parallel promised negligible latency, it came with a great cost to the solution.

Process under-utilization

Since each "in" process has to wait for the previous layer to signal when to start listening on the data-bus, the layers would in average only be active a third of the time. Since each layer has very little information about the states of the other layers, it would become a challenge to get any other work done during these phases.

For example, it would be an immense challenge to coordinate an ICMP reply on a faulty packet in the **Internet In**.

Redundant Link layer

While the Link layer is an essential part of the Internet Protocol Suite, it did not fit well with the functionality of the rest of the stack. Most network interfaces are equipped with buffers, on which integrated circuits perform operations such as error check using cyclic redundancy check, denoising, timeslot management, etc. Likewise, the Pmod NIC100 Ethernet interface has built-in controller with internal memory suited for buffering the incoming packets [43]. This memory, apart from the cyclic redundancy check, can be used as the initial step for parsing the packet, and only send the datagram to the stack.

IPv4 fragmentation and out of order TCP packets

The chaotic nature of internet routing might cause packets to come out of order, or even get fragmented along the way. Since each layer parses the packet immediately as it is written to the bus, it became a challenge for the layers to figure out what to do. On IPv4 fragmentation, if the second half of a dataframe arrived first, the Transport header would not be available to the Transport layer. Although IPv4 fragmentation is an increasingly rare phenomenon, the network design is not able to handle the situation well.

TCP connection state sharing

With a clear separation between the "in" layers and the "out" layers, the Transport block had to be split as well. Unfortunately, unlike the other stateless layers, the transport layer actually needs to keep track of the connections and their states. On every segment received, the appropriate connection needs to be updated accordingly.

In the TCP protocol, the connection state changes on both receiving and sending. In this case, the **Transport In** and **Transport Out** have to agree on a shared

state. As these states can be quite large, and the should support multiple connections at once, one large bus containing all the information is not feasible. To solve this, a negotiation protocol may be introduced, however, as pointed out in item 3.3.1, the processes are very limited in their execution time. A negotiation would be very hard to achieve in such circumstances.

Problematic order of building and sending outgoing packets

Outgoing packets are built in the reverse order of which they are parsed – the inner layers are built first, and then the packet grows outwards by adding new layers on top of the existing one.

That in itself is not a problem, as the packet can be easily passed through the network backwards from the last byte first. That is, the inner-layer of a packet is passed on to the next layer first, then the header packet header is built, and lastly, the header is passed on backwards.

However, this assumes that the next layer to process the packet is available at all times in order to process the packet. This is certainly not the case, as layers such as **Link Out** and **Internet Out** might be in the process of sending out their own protocol-specific control messages (such as an ARP announcement in the Link Layer or ICMP reply in the Internet Layer).

A negotiation protocol can be implemented between the outgoing processes in to postpone the outgoing packet, but these structural hazards, as known from conventional processor pipelines, add a lot of complexity to the system.

3.4 Pipelined design

While it would be possible to work around these identified issues with the revised design in the code, the added complexity would have additional ramifications on the project as a whole. Upon further analysis of analysis, it is clear that the source of the issues is the parallel arrangement of the process blocks.




Figure 3.3: The final design. The rectangles represent "compute" processes, while the cylinders represent the buffers.

The next iteration of the design utilizes a fairly standard approach to pipelining, albeit with an unusual transfer of data between the stages.

The idea with the pipeline is to enable the processes to receive, compute, and forward data at their own pace, without any major limitation from the other parts of the system.

3.4.1 Internet layer processes

The processes performing computation and processing on the actual internet packets, called "layer processes" for brevity, are by large kept intact from the previous design. The fairly simple, but highly sequential nature of packet header parsing turned out to be very complicated to optimise with the additional computing power of the hardware, without introducing too much complication.

Missing from the updated figure 3.3 are the **Link In** and **Link Out** processes, which, for now, are handled by the ethernet interface, which can easily parse and strip the first frame headers.

3.4.2 Busses

The busses in the revised pipelined design are devised such that communication is only limited to the immediate neighbours in the logical network. This design is put in place so that the synchronization and the order of execution is much easier to keep track of, so that fewer race-conditions occur, and so that blocks in the network are easier to replace, remove, or modify, without having a large cascade effect on the whole network, as opposed to only the neighbours.

Whereas in the previous design where the busses would simply write new data on every new clock-cycles regardless of the reading processes, now there must be some logic to actually ensure that the reading process is ready to receive new data. While the Data Buffers, as introduced in the next section 3.4.3, solve the issue of blocks reading and writing data at their own pace, the busses must support an interface for shar-

ing the state of both processes. Thus, while the busses are depicted as directional with arrows in figure 3.3, there is naturally a need for a control signal in the opposite direction to control the data-flow. This communication protocol will be discussed further in the implementation section 4.3.

3.4.3 Data buffers

Illustrated as cylinders on figure 3.3, First-In, First-Out (FIFO) buffers are introduced between each parsing process in order to control the data-flow between the layers. Apart from maintaining a fairly large memory bank through the block-RAM, these buffers also contain logic to store the incoming data intelligently in order to offload the following processes. For example, the **Segment In** buffer ensures that fragmented IPv4 packets are defragmented before leaving the buffer. However, introducing a new "type" of a process — the buffers — poses a new challenge. While the buffers can be read from at any time, the layer-parsing processes do not have this luxury, as they do not have any significant internal buffer. Here again it becomes obvious that a handshake protocol needs to be used in the bus-communication between the buffers and the processes.

Order of outgoing packets

In the previous design, it was obvious how sending packets might become a challenge given that all processes involved must be ready to promptly operate on the outgoing packet. With the introduction of data buffers, the processing of an outgoing packet can be delayed. However, there lies another small problem with the way data is passed around. The **data**-section has to be read by Transport in first-in, first-out order, solely for the reason that Transport does not know beforehand how much data to send, nor whether more urgent tasks appear during the transmission. Figure 3.4 shows the possible ways of creating and passing a packet along the network stack. On the right side of figure 3.4, the data is sent from the last byte first, indicated by




Figure 3.4: Possible orders of ways of building an outgoing packet

the left arrow from bottom up. Then, the transport-, internet-, and lastly, the frame-header is built and sent with it in the same order, from the last byte of the header till the first. While this method is fairly simple, it has two problems that are hard to work around – firstly, the user might be in the process of writing outgoing bytes to the **Data Out** buffer, in which case, Transport cannot beforehand start sending the last byte. The second problem is that, although Transport wants to send as much data at once as possible to lessen the overhead from the rest of the package, more urgent tasks might come up during the transmission, yet the operation has to finish reading the last (first) byte.

The left side of figure 3.4 shows another approach to sending a packet. Here, the data portion of the packet is read as is in the first-in, first-out byte order. The headers are written afterwards, also in the FIFO order. It is important to notice that even though the package looks structurally right when reading backwards (the frame header is in the beginning, then Internet header and so on), the ordering of the bytes is not correct! For example, if reading the right-

hand on figure 3.4 packet in reverse order, the data section would begin with the very last byte.

Here, the intermediate buffers once again offload this problem, as one of the brilliant features is that they enable the system to pass bytes out of order. In that case, the sending process can begin in the middle of a package, and then append to the beginning of it at the very last.

Figure 3.5 shows the building of an outgoing packet. Between each process, the colored block represents the state of the packet being passed along the processes. The red arrow indicated the first stage of the connection between processes, where data is passed from a previous layer. The blue line indicates the data that the process itself appends to the stream.

The implementation of this out-of-order forwarding will be described in-depth in the implementation chapter 4.

3.4.4 Interface

Lastly, the Interface is designed so that the end users and system can utilize and use the network stack.

The networking stack is controlled with 3 connections (consisting of bus-pairs): the control-, the read-, and the write-connection. While the last two connections are incredible simple and only transfer data from the **Data** buffers, the last connection controls the whole network-stack.

Read/Write interface

In conventional programming languages, the user would usually supply the a function call with an array or a list on which the function can operate. However, in hardware, this is generally not the case, as arrays are costly to transmit at once.

Therefore, the two read and write interfaces would simply stream one byte at a time, and it is up to the user to be prepared to read or write the data.

Interface Control Bus

The Interface Control Bus controls all the "business" logic of the network – main-




Figure 3.5: The order in which an outgoing packet is built and passed through the network pipeline. The colored boxes represent the state of the outgoing packet, the red arrow indicates the first stage of forwarding, and the blue line indicates the last stage.

taining the active connections, starting and closing connections, and various other protocol-specific control on each connection.

Currently, all this can be handled by the **Transport** block which has all the necessary information to handle the interface requests.

The design of the Interface is based on the widely adopted Berkeley Sockets library, which saw the first implementation in 4.2BSD, and has been defacto a standard component in the POSIX specification [44]. There are multiple reasons for this decision:

- The Interface will feel more familiar to users accustomed to the Berkely Sockets API commonly found in mainstream systems such as Linux, OSX, and BSD variants.
- The inner workings of the stack will be more transparent, and the API exposes fairly fine-tuned control over the whole network stack.
- Even with the relatively few functions exposed, the API has thrived in the most used systems as of now. It would be an understatement to say that the Berkeley Sockets API have stood the test of time, and therefore, it is a good basis for the interface used in the network stack.

The first version of the stack should support the following functions:

listen(protocol, port)

Finds and initializes a free socket with the given protocol and port. This socket is immediatelly put into listen

mode. Returns error if protocol is not supported, if port taken, or if no free sockets are available.

connect(protocol, ip, r_port, l_port)

Connects to a remote endpoint on `ip:remote_port` using `protocol`. This call is used mainly by connection-based protocols that need to establish a connection before exchanging data, although it can also be used by datagram-based protocols as a way of setting the default destination to send subsequent data to. Returns error if protocol is not supported, if no free sockets are available, or if the optional local port is taken.

accept(socket)

Accepts the pending connection and sets up the underlying socket state accordingly. Note that unlike the POSIX implementation of `accept`, which returns a new socket with the connection, this implementation changes the state of the current, listening, socket. Returns error if no pending connection to accept, or if invalid socket supplied.

send(socket, byte, [ip], [port])

Queues a byte for sending through the socket. An optional IP address and port can be specified in certain connectionless protocols. Guaranteed to succeed, given that the transport-bus can be written to. More on this discussed later.

recv(socket)

Reads (or "receives") a single byte

from the socket. The appropriate error code is set if no byte available on that particular socket.

`close(socket)`

Closes the connection on `socket` and frees the socket for further usage. Calling on an already closed or non-existent socket has no effect. Guaranteed to succeed.

While the arguably most essential functions have been defined, there are some functions from the Berkeley Sockets API that have been omitted for purely technical and practical reasons.

The function `socket()` is mainly used to allocate and create new sockets in an environment, but given that the hardware network stack has static allocation of the sockets, it is not needed.

Additionally, the `bind()` function is also missing for the sole reason that in the current implementation of the network stack does not have any valid reason not to bind a socket immediately.

Chapter 4

Implementation

In this chapter, the implementation of the network stack using the pipelined design from chapter 3 is outlined and described, the application of SME detailed and evaluated, and lastly, the viability of the system on an FPGA is discussed.

The network stack is implemented in C# using the C# version of SME, which is, at the moment of writing, more mature and feature-rich. The current version of the implementation supports most of the absolutely vital parts of the IPv4 protocol, as well as the UDP protocol, as specified by RFC 1122 [11]. Although work has been carried out in order to ensure that additional protocols can be implemented without obstructions, no additional protocols are supported at the moment.

The solution is fairly well-divided into 3 different types of components, relating closely to those of SME: processes, buffers, and busses. The most interesting parts of these components will be described in further detail in the following sections.

4.1 Processes

The processes are arguably the most vital part of the system, as they provide the computation and "processing" on the in- and out-going packets. It is important to note that although there are many other types of "processes", in the network, such as the buffers, we will mainly refer to the modules doing actual business-logic as "processes"¹.

¹These processes are not to be confused with SME processes, which are used for the implementation of both the buffers and processes.

The essential processes in the network are represented as light-grey boxes in the figure 3.3. These processes are `Internet_In`, `Internet_Out`, and `Transport`.

4.1.1 State-machines

Network communication can consist of countless different packets, formats, protocols, combinations of flags and settings, and even errors and corrupted bits. The processes in the network have to take on a manifold of jobs in order to handle all these scenarios, which sadly cannot be handled with a simple combinational logic circuit. To operate under these various conditions, these processes are modelled as finite state machines, maintaining a single state at all times.

The processes have a lot of similar states, such as `Idle`, `Receive`, `Pass`, or `Send`, but these can work very differently, as shown in the following sections. Before moving on to describing the state-machines of the 3 processes, it is crucial to understand how these can be modelled in SME.

SME process execution flow

To implement a process in SME, the C# class has to inherit from either the `StateProcess` abstract class, or the more simple `SimpleProcess` class. The latter class is, as its name states, a simpler version of the former. This class implements an `OnTick()` method, which is invoked once for every clock-cycle.

The more advanced, but also more capable `StateProcess` class provides an abstract

method `Run` which is to be overridden and filled with the code desired to be run in the process. The interesting feature about this method is that it is asynchronous, meaning that the code can execute other tasks while waiting for resources, such as functions, to return. In this case, this asynchronous feature is used to give the programmer ability to split the function into multiple segments, separated by the clock signal.

Figure 4.1 compares these two approaches for the same finite state-machine with 3 consecutive states.

The "synchronous" approach using a `SimpleProcess` in subfigure 4.1b has to implement a variable tracking the current state of the process. On each new clock, this state has to be analysed and the intended function to be called based on the value. This approach requires a lot of approach and boilerplate code, especially if there are several states.

The asynchronous approach on subfigure 4.1a on the other hand can do with only single `Run()` method split into three parts – A, B, and C. After each code-segment, the process waits for the clock signal, and continues with the execution of the next segment. This functionality gives the programmer a very granular control of the way a process works, how it is split into multiple steps on the hardware, while maintaining simplicity, as seen on the statemachine diagram on subfigure 4.1c.

Internet Out state machine

This way of modelling a process in SME first the `Internet Out` process very well, as it only has one responsibility, which is reading outgoing segments and wrapping them in an Internet header. The figure 4.2 shows the pseudo-code and state-machine for the `Internet Out` process. This process was easy to model and implement, because it only has one input and one output, and the state-changes are simple and intuitive.

Internet In and Transport state machines

Unfortunately, The state-machine of `Internet In` is probably the most simple of all the state-machines, as it can effectively only read new packets from the Link-layer, and pass it along the pipeline. Although it might be desirable for the Internet layer to send control packets out to the network, this is not supported in the current build.

4.2 Buffers

Problems such as packet fragmentation and out of order insertion are solved in the memory buffers.

All of the buffers needs to handle input and output of memory at the same time. If not, the system would slow down by a factor of two, since the input would need to wait for the output to finish submitting, and vice versa. This requires the underlying memory to handle read and write at the same time.

Each of the memory buffers have slightly different variations. In general, there are several problems to solve:

- **Fragmentation**

In `Segment In` and `Data In` there are segmentation. In `Segment In` IP fragments may arrive out of order, and is therefore only sent through the system when all segments are received. `Data In` is essentially the same, just with other protocols such as TCP.

In both cases we want the order to be concurrent. Packets that are not fragmented is in FIFO order. Fragmented packets in `Segment In` are held back, until all segments are received. Then all data segments are sent as a single block to `Transport`. In `Data In`, the segments are handled as a stream, where the last valid segment ID is known. The buffer only sends data when the last valid segment is set. This way, the buffer can contain segments with an higher ID than the valid, and know not to send it.




Figure 4.1: A simple state-machine implemented in the asynchronous (left) and synchronous (right) approach in SME using C#





Figure 4.2: The implementation of the InternetOut process

Figure 4.3: Statemachines for **Internet In** and **Transport**

- **Unknown size**

Some of the buffers do not get information about how much data has to be allocated. This happens in **Segment Out** and **Data Out**. In **Data Out** we do not know how much data the user sends into the system. (see: section 3.4.4). In **Segment Out** we do not know some of the packet sizes, since **Transport** may not know how big the packet is going to be, for example when constructing an response packet.

- **Out-of-order submission**

In Some cases the header of an packet can only be created after the data has been received. An example of this is the calculation of the checksum.

This feature is required on **Frame In** and **Frame Out**. This only applies to buffers where data is sent out and where calculations are done.

- **Data ready**

When The buffer indicates that data is ready to be read, the next clock should also be ready and contain data. If not, the consumer would request data, wait at least 2 clocks for the data, and then request new data, slowing down the data transfer process significantly.

An oversight of this can be seen in Table 4.1.

	Fragmentation	Unknown size	Out-of-order submission	Data ready
Frame Out			✓	✓
Segment In	✓			✓
Segment Out		✓	✓	✓
Data In	✓			✓
Data Out		✓		✓

Table 4.1: The requirements for the buffers

4.2.1 Components

This section describes the components briefly to give a better overview of the general structures of the buffers. The specific components are described in detail in the following chapters.

To solve fragmentation the system uses "segments" in the memory. A segment is an abstract structure consisting of meta-data and two memory addresses pointing to the start and end of the actual data.

To handle these segments, two interfaces are created, one to handle fixed size allocations, and one to handle dynamic allocations, where the size is unknown. Out-of-order submissions are solved simply by having an address sent beside the data, which are added to the beginning of that respective segment. See subsection 4.2.2 for a in depth explanation.

To keep order of the segments, a simple directory of keys and lists are needed. The list are ordered at insertion time, so the first element always is the smallest. This makes lookup to the next element constant time, and insertions of new at most $O(n)$ time. See subsection 4.2.3.

To have the data ready, a small internal buffer is needed. This small buffer starts filling as soon as a segment is ready. See subsection 4.2.4.

4.2.2 Memory segments

The memory segment structures consists of two types with slightly different implementations. These are called Multi memory segments and Single memory segments. Their differences are explained in the end of this section.

Both types consists of an lookup table, where each table entry contains the meta data and head and tail pointers. A Illustration of this can be seen in Figure 4.4

In the implementation, the memory is not actually read, but an address is returned. This makes it possible to use any memory type, since the latency issues are in the submission and retrieval of the data itself, but not the calculations for the address.

The lookup table consist of multiple segments references. A segment reference contains meta data(Not illustrated in the figure) and a start and stop pointer.

In the illustration segments 0,1 and 4 are used, and 2 and 3 are free. Note that segment 4 wraps around. If address 2 is requested from segment 4, memory address 15 is returned. If address 3 is requested, memory address 0 is returned.

Multi memory segments

Each segment has three states, indicated by two boolean values; **Done** and **Full**. When none are true, the segment is currently being filled with data. When it is filled, and ready to be read, filled is marked as true, and the data can now be read from. When the reading has ended, both **Done** and **Full** are set to true, and the segment is now




Figure 4.4: The general structure of the memory segments in use.

ready to be reused in the lookup table. See Table 4.2. To describe the operation of the

	Full	Done
Filling		
Reading	✓	
Done	✓	✓

Table 4.2: The memory states of "Multi memory segments"

memory module, all the interface functions are listed, and their operation explained. The memory segment interface consists of the following functions:

int AllocateSegment(int size)

When a segment is allocated, the new data is saved in the segment table head by looking at the **Table Head** pointer. The start and end pointers are calculated based on the **Mem Head** pointer. If the range between **Mem Head** and **Mem Tail** is smaller than **int size**, -1 is returned, indicating error. If not, the segment table id is returned(**int seg_ID**).

int FocusSegment()

A segment is classified as a focus segment if the data is ready to be sent

(Reading state). It will automatically find the next segment, by incrementing the pointer by one, and if needed wrapping back to 0. The `Table Tail` is also moved by this action, to always point on the first instance of an active segment.

int SaveData(int seg_ID, int offset)
Returns the memory address for that specific segment with an offset. This is calculated by finding the start address in the segment table, and adding the offset. If the segment is not in "Saving" state, an error is returned of -1.

int LoadData(int seg_ID, int offset)
The same as **int SaveData(...)**, with the exception that an error is returned if we are not in the loading state.

int DelaySegment(int seg_ID)
This function delays a focus segment by copying it to the table head, and freeing the current **int seg_ID**. When this happens, the chronological order of the segments gets mixed.

It is now impossible to tell if the next segment in the segment table contains the actual continuation of the memory. The next segment may be out of order, and point to memory anywhere. To get around this, each block gets an incremental ID at creation time. Since the creation of blocks always uses memory from the range `Mem Head` to `Mem Tail` the memory must be consumed in order.

void SaveMetaData(int seg_ID, MetaData meta)
Saves the **MetaData** into the current segment.

MetaData LoadMetaData(int seg_ID)
Loads the **MetaData** from the current segment.

void SegmentFull(int seg_ID)
Returns if the segment is `Full`.

void SegmentDone(int seg_ID)
Returns if the segment is `Done`

int AllocateSegment(int size)
Allocates a segment by getting the first available from `Table Head`. Returns the **int seg_ID** if a space is available. If none are available, return -1.

Single memory segments

The single memory segments are a bit different compared to the multi segments. The single segments does not return an **int seg_ID** at any point, because the focused segments are controlled internally. This is done to limit the complexity for of the model, and to insure that segments are not accessed out of order. Knowing and keeping the order makes it possible to allocate segments without knowing the size beforehand.

The internal segment control consists of three pointers. A pointer for the segment that is currently being saved to, a pointer for the segment that is currently being read from, and a pointer to the next segment ready for allocation.

This model is used as the internal buffers(see subsection 4.2.4). This requires that the metadata can be saved before saving the data.

Since segments in this implementation have undefined length before being marked as `Full`, only one segment can be filled at a time. To save metadata, the "allocation" method from "Multi memory segments" are reused. Instead of giving the size of the segment, the metadata is given. This marks the segment as `Active`. An `Active` segment is ready to receive data, but only when the currently receiving segment is done filling. See Table 4.3 for the different states.

Maybe add stuff like

4.2.3 Dictionary

The dictionary is used to keep track of out of order memory segments. It works by keeping two tables, one for the keys and one for the actual values. In this model, contrary to the memory buffers, the value table actually exists since each value needs

To Mark: It it not a sparsly linked list, but an sparse array implemented by a linked list

	Full	Done	Active
Inactive			
Filling			✓
Reading	✓		✓
Done	✓	✓	✓

Table 4.3: The memory states of "Single memory segments"

additional data.

The list implementation uses a sparse list, where each element consists of an offset to the next element, and an pointer to the next element. In the example in Figure 4.5, The first key "0" consists of indexes (1, 3, 5, 10), where their respective values is saved in addresses (0, 3, 1, 4). As an example, if the code requests index 5 of the sparse list, address 1 is returned. If an non existing index is requested, before being inserted , -1 is returned.

bool New(int key)

When a new key is created, the key table is iterated over until a free element is found. If all are already used, false is returned.

bool Free(int key)

Removes a key and deletes and resets the values in their table. This will worst case iterate over all elements in the value table.

bool ContainsKey(int key)

Test if the key table have the key.

int GetFirstValue(int key)

Returns the first value of a key element. Finding the key in the key table takes n tries, but finding the first element takes constant time.

int ListLength(int key)

Get the length of the list with the offsets included. For example in Figure 4.5, the length of the list in key "0" is 10. This is calculated by adding all the offsets together from the key table, to the last element in the value table, with a pointer of -1.




Figure 4.5: The general structure of the memory dictionary in use.

int Insert(int key, int index)

The insert creates a new entry in the value table. If it already exist, the same address is returned. If not, a new is returned.

If a new value entry is returned, a free is found in the value table. The element before and after in the sparse list is found , and the new element gets injected between those.

int Delete(int key, int index)

Delete finds the element in the list and clears it up. If none are found, -1 is returned. The entries in the value table before and after the deleted element are merged together by changing the offset and pointer in the before entry.

int Observe(int key, int index)

Observe just returns the address if it exists, or -1 if not.

void SaveMetaData(int key, MetaData meta_data)

The keys have space for metadata, that can be loaded and saved.

MetaData LoadMetaData(int key)

Load the metadata.

4.2.4 Memory types

Block ram on FPGA chips from companies such as Xilinx have a low latency, high throughput but low capacity. [42] The capacity limitation is a problem. Worst case the system would have to hold multiple packets of the maximum size for that specific protocol. For example, an IPv4 packet may have an max size of 65,535 bytes. [23] If a lot of packets accumulate in the system, or the user rarely empties the **Data In** buffer, we may run out of memory.

An additional solution would be the to use external memory with high latency and high capacity. The throughput would have to be equal or bigger than the stream from the system itself to not be an bottle neck. For example, the DDR3 ram on the TUL PYNQ™-Z2 [35] FPGA module could be used as external memory. This memory have a max bandwidth of 1050Mbps, which would be a bottleneck at 10 or 100 Gbps connections. The latency of these modules are also higher than the internal block ram. In both cases, the memory takes at least one clock to get results back from memory. To guarantee that the data is available as soon as possible (see: section 4.3) one must use prefetching of the memory.

This is solvable by using small internal buffers that use the fast registers. The size of these small buffers would be based on the latency between the request and response from memory. This would make it easier to replace the underlying memory, by simply increasing the buffer size to that of the memory latency.

4.3 Interface Signal protocols

With the introduction of buffers between each parsing processes, a clear pattern emerged. The layer-handling, "computing", processes are responsible for numerous real-time tasks (parsing, sending, protocol-specific tasks, etc), while also limited by their fixed internal buffers. These processes are not always ready to receive input from preceding processes, while they

at the same time must be able to write their output to following processes immediately. The buffers are a stark opposite, as their large internal block memories enable them to buffer huge chunks of memory, while also being able to wait for the succeeding process to start reading.

With these two established scenarios, protocols for each can be proposed – the Buffer-Producer protocol, and the Compute-Producer protocol.

4.3.1 Buffer-Producer

The Buffer-Producer (BP) is the interface signal protocol where the producer of the data is a buffer process (such as **Data Out** or **Segment Out**).

The Buffer-Producer is heavily inspired by the Transfer signalling protocol in the AXI4-Stream standard, which ensures a two-way flow-control mechanism for both the producer and the consumer² [45].




Figure 4.6: The AXI4 handshake process, adapted from “AMBA 4 AXI4 Stream-Protocol specification” by ARM, 2010, p. 19. [45]

The AXI4-Stream protocol uses two signals (also called "flags"), the TVALID on master, and TREADY on slave. Every time both TVALID and TREADY are asserted during a clock-cycle, a data-exchange happens. Figure 4.6 shows a data exchange, where the information (the bytes) are placed on the bus and the TVALID is raised. When this signal propagates to the slave, it asserts TREADY. When this signal propagates back to the master, it knows that the information was read, and that it can proceed with the next byte, or in this case, de-assert

²The producer and consumer are called master and slave respectively in the AXI4 specification.

the **TVALID** to indicate no more bytes available [45].

The information transferred in the AXI4-Stream protocol is defined by the user, as long as the width of the payload is an integer multiple of bytes [45].

The Buffer-Producer protocol draws heavy inspiration from this model, as it provides a simple flow-protocol with only a few flags. However, the AXI4-Stream protocol does not specify massive stream of data, where consecutive bytes are sent on each clock-cycle. The issue is that, without any modifications to the bare AXI4-Stream protocol, a producer will get notified of a value being read by the consumer after 2 clocks. As shown on table 4.7, the producer has to wait 2 clocks before updating the value on the bus, resulting in a clock in between transactions not being utilized.

This issue is circumvented in the BP protocol by asserting **TREADY** a single clock prior, effectively indicating the intent of reading the value on the bus during the next cycle. Table 4.8 shows that even though it takes an additional clock to start a transaction, we can circumvent the 2-clock issue that AXI4-Stream faces.

The BP protocol uses the same flags as those in AXI4-Stream, although slightly differently. The **TVALID** flag is called simply **valid** in the BP protocol. Likewise, the **TREADY** is called **ready**, however, these both of these can be used interchangeably for clarity when comparing against other protocols.

The final Buffer-Producer protocol can be summed up in these following rules:

- A data transfer only occurs a clock after both **valid** and **ready** are raised.
- When the producer has data available, it is immediately put in the bus and the **valid** flag is raised.
- Once the **valid** flag is raised, it cannot be reset until a data-transfer occurs.
- The consumer is allowed to wait until

the **valid** flag is raised before raising the **ready** flag.

- If a consumer raises the **ready** flag, it is allowed to reset it before **valid** is raised.

The conventional data-exchange using the BP protocol in the network stack is perhaps better visualized by a sequence diagram on figure 4.9.

4.3.2 Compute-Producer

The Compute-Producer (CP) protocol is the interface signal protocol from a compute-process to a buffer. The requirement for this protocol is that compute-processes do not usually have the luxury of being able to wait with the data transfer, which usually happens if the compute-process is building a packet header or passing information along from another buffer.

The concept for the Compute-Producer model is fairly simple; since the producer (compute-process) does not have the luxury to wait, it always sends the data on the bus, regardless if the consumer is ready. It is up to the producer to mark the end of an ongoing data-stream.

Thus, the rules for the Compute-Producer protocol are as such:

- If the producer puts data on the bus, the **valid** flag must be raised.
- If **bytes_left** is greater than 0, the data in the next clock will be valid.
- If **bytes_left** is 0, the current byte ends the current sequence of bytes.
- If the consumer deasserts **ready**, it *may* not read the data in the bus.
- The producer may act upon the knowledge that the consumer is either reading (**ready = true**) or ignoring (**ready = false**) the data.

Such a scenario is visualized on figure 4.10, where the consumer becomes unavailable during the transaction. The producer has the opportunity to drop the transaction, but it might also continue till the end.

Clock	Producer	Consumer
0	Puts data on bus and asserts TVALID	TVALID is low. NOP
1	TREADY is not set. Data from previous clock is kept on the bus	Reads data from bus and asserts TREADY
2	Observes that TREADY is asserted and updates the data on bus to next byte	Still sees the old data from clock 0!

Figure 4.7: With the 2-clock latency for the TVALID/TREADY signal to propagate, the AXI4-Stream protocol cannot send consecutive bytes every clock.

Clock	Producer	Consumer
0	Puts value on bus and asserts TVALID	TVALID is low. NOP
1	NOP	Sees that TVALID is high. Asserts TREADY but does not yet read the data from the bus.
2	Updates value on bus	Reads first byte
3	Updates value on bus	Reads next byte
n	Updates value on bus	Reads n byte from the bus

Figure 4.8: By indicating a clock before about reading the value from the bus, the 2-clock latency is avoided and the producer can update the value on the bus every clock.

Buffer-Producer (BP)

Producer Consumer




Figure 4.9: The usual data-transfer between a buffer (Producer) and a compute-process (Consumer).

Compute-Producer (CP)

Producer Consumer




Figure 4.10: The usual data-transfer between a compute-process (Producer) and a buffer (Consumer). Note that the consumer becomes unavailable halfway through the transaction.

4.4 Interface Control

The **Interface** is a collection of 3 busses provided to the user. Two of the busses are direct connections to the data-buffer, used to transfer the actual data to and from the network. As seen on 3.3, the connecting going to **Data In** follows the Compute-Producer interface signal protocol, while the connection from **Data Out** follows the Buffer-Producer protocol.

The connection going from the interface into the **Transport** process is a bit more interesting. It is simply called the **InterfaceBus**, and it is used to control the whole networking stack. As per usual, the connection actually consists of a **InterfaceBus** controlled by the user, and the **InterfaceControlBus**, used by the networking stack itself to respond to the user requests.

Unlike the connection between buffers and processes where chunks of data are transmitted over multiple clock-cycles, the interface connection is more of a request-response model with only 1 clock-cycle required to submit the request or send the response. However, after submitting the request, the user *should* keep the data in the bus until a response is received, because the **Transport** process might be busy at the moment handling in- or out-going packets, and not have time to process the request. Figure 4.11b shows the definitions of the busses. Note the **interface_function** byte containing the type of "function" to call, defined in the **InterfaceFunction** enum on figure 4.11a.

4.4.1 Usage

The usage of this interface is very basic and primitive. The user sets the appropriate values in the **InterfaceBus**, and raising the **valid** flag. For example, to start listening on port 81 using the UDP protocol, the user would put the values on the bus as shown on figure 4.12.

If the port is available under the UDP protocol and sockets are available for allocation in the stack, the user should eventually receive a response. On figure 4.13, the

```

1 enum InterfaceFunction : byte
2 {
3     INVALID = 0,
4     // BIND = 1,
5     LISTEN = 2,
6     CONNECT = 3,
7     ACCEPT = 4,
8     CLOSE = 7,
9     // ...
10    OPEN = 255,
11 }
12
13 struct InterfaceData
14 {
15     public int socket;
16     public uint ip;
17     public byte protocol;
18     public ushort port;
19 }

```

(a) Definitions of the structures used in the interface busses

```

1 interface InterfaceBus : IBus
2 {
3     bool valid;
4     byte interface_function;
5     InterfaceData request;
6 }
7
8 interface InterfaceControlBus :
9     IBus
10 {
11     bool valid;
12     byte exit_status;
13     byte interface_function;
14     InterfaceData request;
15     InterfaceData response;
16 }

```

(b) The definitions of the interface busses.

Figure 4.11: Pseudocode of the definitions used for the interface connection.

```

InterfaceBus {
    interface_function = CONNECT
    request {
        ip = 10.0.0.2
        protocol = UDP
        port = 81
    }
    valid = True
}

```

Figure 4.12: A request on the InterfaceBus to connect to ip 10.0.0.2 using the UDP protocol on port 81.

user gets an OK response with the `socket` = 2: Once the user has received a valid socket, they can use it at heart's content for sending and receiving. Figure 4.14 shows an example of sending the byte "A" to the newly created socket. The user is not required to wait for any response, as the Compute-Producer interface signal protocol is used.

```

InterfaceControlBus {
    valid = True
    exit_status = OK
    interface_function = CONNECT
    request {
        ip = 10.0.0.2
        protocol = UDP
        port = 81
    }
    response {
        socket = 2
    }
}

```

Figure 4.13: A response to the request submitted in figure 4.12. Socket "2" is returned.

4.4.2 Limitations

As briefly mentioned, a big limitation of the interface control is that only one request

```
DataOut.WriteBus {  
    socket = 2  
    byte = "A"  
}  
DataOut.ComputeProducerBus {  
    valid = True  
    bytes_left = 0  
}
```

Figure 4.14: Sending the byte "A" to socket 2.

can be proposed at a time, and the user has to wait an arbitrary number of clocks before the response arrives. The issue is that the **Transport** might be occupied processing in-going and out-going packets.

To circumvent this, experimental features of creating a queue of requests in the **Transport**-process was made. However, this only added complexity to the code, increased the resource-consumption of the process by a large margin just in order to maintain the queue data-structure, and apart from convenience, it added no improved performance. For these reasons, the initial approach was kept.

Chapter 5

Evaluation

5.1 Setup

In the initial stages of testing, the components had simulation processes between block. This made it possible to implement different blocks of the system independent of each other.

These tests were changing a lot because the initial design was not reached. When the modules were done, they were wired together and a simulator was created to handle all input and output of the system.

5.1.1 Graph file simulator

The graph simulator is an abstract structure for easily composition and illustrations of simulations in the system. The system can be boiled down to inputs(sources) and output(sinks). The code is deterministic, since the same combination of input and output signals would result in the exact same internal state of the system. This means that a simulation of the system as a whole would require knowing what to write/read at every source/sink, and doing it at the right time. However, we do not need the timing on a clock to clock basis, since the external network does not care when the system sends out a packet, only if the packet is structured correctly. The user however may need information regarding the latency of the system. The latency is based on the specific system state, and is described in subsection 5.3.1.

With these assumptions it is possible to illustrate the timeline of the packets with a graph, where a vertex does action on a clock to clock basis(etc. sending a packet into the system.), and each edge describes what node to proceed to. Each vertex have

a state. When the **Done** state is reached the next vertex is set to the **Ready** state, but only if they are connected via an edge. If a vertex contains multiple ingoing edges, each vertex with outgoing edges to that vertex needs to be **Done**.






State	Color	Description
Waiting		Vertex is not in use.
Ready		Vertex Is ready for activation.
Active		Vertex is active. Simulator is gathering data.
Inactive		Vertex is inactive. Simulator is not gathering data.
Done		Vertex is done and validated.

Table 5.1: The different states of the nodes, and their respective colors used for illustration

Each vertex have their own type, defining what input source or output sink to use. The graph file simulator consists of multiple input sources and output sinks as seen in Figure 5.1.

There are three inputs giving data to the system: Data in(a), Send(b) and Command(c). There are two sinks getting data from the system Data out(d) and Receive(e). The node type Wait(f) is special, since it does not use a input or a sink. It simply counts down each clock, until it's counter reaches zero.

Since there only exist one of each input




Figure 5.1: The different node types in the simulation graph

source and output sink (except Wait), the simulator can only work on one vertex of each type at a time. In graphs where there are multiple ready vertexes of same type, the vertex with the lowest ID are focused on first. When a vertex is focused, it is set as **Active**.

When the vertex is finished, it is set to **Done**. An example of a graph can be seen in Figure 5.2.

5.1.2 VHDL code

One of the biggest advantages of SME is its easy testing, and its compilation to VHDL code. By using the GHDL project [46]. By using the GHDL project, the generated VHDL code can be simulated to ensure that it is clock cycle accurate with the SME simulation. SME generates a table of signals on a clock by clock basis, that is tested up against the GHDL code. Unfortunately, our code does not compile into VHDL.

5.2 Test

To test the system we recorded a setup of packets containing both UDP and TCP packets, with focus on the UDP packets. There are three UDP connections, and three TCP connections. Two of the UDP connections contain valid ports(6543,6789) and one contains an invalid port (3456). Each of the valid udp connections were hardcoded into the test, so there were no need for command blocks(Figure 5.1c). In the illustration at Figure 5.2 the same test is run, but with only 4 * 2 good UDP packets, 4 bad, and no TCP packets

When data is received from **Data In**, the same data is copied and sent to **Data Out**. In the example 6 packets have been sent into the system, and number 7(Id 70) is

¹This block is not implemented in the codebase

Active. The active **Send** block is giving its 30'th byte with a hex value of 0x21.

The real test had 17283 packets in total, where 1920 of those were udp packets. Of the udp packets 2/3 (1280) were the valid ports. The data sent through **Internet In** totals 1832958 Bytes.

The test took around 1.83 million clocks to finish. This indicates that the system did handle all incoming packets in real time without having to break the input, even when sending limited amounts of data out.

5.3 Verification

5.3.1 Latency

There are several factors when calculating the latency of the system.


n_D : The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

n_I : The internet header size.

n_T : The transport header size.

n : The total packet size.

When a packet is propagating through the system, most of the latency comes from the buffers. All processes that connects to a buffer, does work, and submits to a buffer works on the data in real time. When possible, processes will pass the data straight ahead. For example, the **Transport** process will first pass the data from **Data Out** to the **Segment Out**, and then send the header. The passing state happens while reading from the buffer. This only adds two clock cycles of delay between **Data Out** and **Segment out**. In the following cases, we assume simple system where either only packets are being sent, or packets are being received.



(a) The initial state of a simulation

(b) The state after 1005 clocks

Figure 5.2: A Illustration of the graph states before running and 1005 clocks inside the simulation

From Recive to Data In

When the system starts to receive the first byte of a packet, to the last byte read from the user. This case uses IPv4 inter-net header, and UDP transport header.

$$2 + n + 2 + (n_D + n_T) + 2 + n_D$$

That simplifies down to

$$6 + n_I + 2n_T + 3n_D \quad (5.1)$$

From Data out to Send

Making the system send out data makes the formular a bit different. The outgoing pack-ets goes through an extra buffer.

$$2 + n_D + 2 + (n_D + n_T) + 2 + n + 2 + n$$

That simplifies down to

$$8 + 2n_I + 3n_T + 4n_D \quad (5.2)$$

Observations

It is clear when comparing Equation 5.2 and Equation 5.1 that sending packets have a higher latency than receiving packets. This is clearly because of the added buffer. It is also important to note that the first packet through the system gets the full latency. However the next packet will not have to wait for the first packet to propa-gate through the system. Since the system is pipelined, the packet can be gathered by the buffers right after the last packet.

It is not clear from the latency formulars that receiving data "cuts" off data from the packet at each buffer step. This makes it possible to receive data at a constant pace, without filling the buffers. On the other hand sending out packets are problematic. Since each step adds additional information to the packet, the **Data Out** buffer may fill faster than it can be emptied.

5.3.2 Outgoing packet validation

The test has demonstrated that the pack-ets themselves arrive at their appropriate destinations intact. The test-suite tests all




Figure 5.3: The hexadecimal representation of one of the outgoing packets generated by the system. Notice the red fields, indicating an error.

the supported features, such as various protocols, port numbers, multiple connections through sockets, etc.

To verify that the outgoing packets are formatted correctly, the output has been captured and dumped into raw binary files. These can be interpreted by numerous network utilities, such as the most well-known Wireshark. These tools quickly detected malformations of the packets – the **protocol** field of the IPv4 header was not set, nor was the destination address set. However, all offsets were calculated correctly, and the packets had the exact proper lengths. Figure 5.3 shows the raw binary dump of a packet, with the fields marked.

5.3.3 Internet Protocol Suite compliancy as per RFC 1122

The networking stack was designed and implemented to comply with the networking standards specified in RFC 1122. Although

the number and size of the standards required to be fully compliant with the Internet Protocol Suite is way over the scope of this project, the list of requirements is a useful tool to get an summary of the capabilities of the system.

Table A.1 shows a subset of the required features. Features and protocols unrelated to this project have been removed, and can be assumed to not be supported. The full list can be seen in [11, Section 3.5, Page 72].

Chapter 6

Discussion

The intent of this project was not only to implement an efficient, high-speed, and responsive TCP/IP stack, but also to test the viability of SME for this types of projects. In this chapter, the results from the tests are investigated, the viability of the networking stack is discussed, and the usage of SME for this project is examined.

6.1 Compiling to hardware

Since the SME VHDL code generator never converted the project, it is hard to comment about the codebase working on hardware.

However, we did notice a problem in subsection 4.2.3 regarding the dictionary implementation. To find a value in the value table, it may have to traverse the same table multiple times in random order. This means that the value list would be iterated over at most n times. In each iteration there are n branches. The total amount of branches for the operation is therefore n^2 . In the current design, this happens in one clock. This would result in a very long path with multiple lookups, multiplexers and number operations in one clock. This is far from ideal, and would possibly prevent the system to be implemented on average hardware.

A possible solution is discussed in subsection 8.1.1

6.2 Performance

In the test chapter 5, we ran the simulation for multiple hours. In about 2 million clock cycles, the networking stack was

able to handle 17283 packets in total, where 1280 of the packets were valid connections intended for the user of the stack. During the test, the valid data-stream was also sent out in identical 1280 packets.

If the network stack was clocked at a very modest clock-rate of 10 MHz of the maximum 866 MHz on the Xilinx Zynq-7000 series [47], the network is theoretically able to run at:

$$1 \text{ Byte} * 10 \text{ MHz} = 80 \text{ Mbps}$$

This speed is by no means exceptional, in fact, it is very slow compared to even common ethernet network adapters found in consumer server hardware, such as the Intel Ethernet I210 series [48].

However, the network stack never reached the actual hardware, so the theoretical speed is questionable. Furthermore, since the most resource-heavy processes cannot be investigated, optimization of the stack would be premature as of now.

6.2.1 Improving performance

Even though many optimizations can be done on the network stack codebase itself, there are other ways of achieving better performance from the project.

6.2.2 Increasing the throughput by widening the data channel in the busses

Perhaps the most instinctual way of improving the performance of a network stack is by increasing the throughput. By increasing the width of the data channel in the buses carrying information,




Figure 6.1: Replicating the "inner" part of the design in order to multiply the performance.




Figure 6.2: Misaligned data in an extended data-bus.

the throughput could potentially increase manifold.

While this change is perfectly doable in the hardware and easy to implement in the code, it might also have some unexpected consequences on the logic of the processing modules.

For example, while not strictly a requirement, most, if not all, header sizes are a multiple of 8 bits. By transferring only 1 byte at a time, the system is sure to never cross the boundary of a header in the same clock cycle. If, however, the data-bus transferred 2 bytes at a time, the first byte might be the last part of a header, while the next byte is a data-byte. In that case, the process has to not only parse the finished header, but also forward the second byte down to the next process. Here again will the processes need additional logic needs to check how much of the data-bus actually contains valid data. Figure 6.2 illustrates the problem of a data-segment not aligning with the bus-width.

6.2.3 Replicating the system

During the design-phase, it was important to ensure the active connections arrived on the same stack, since the IP fragments have to be collected on the same buffer, and the TCP state has to be synchronized.

The **Transport** is especially burdensome,

as it has to handle both ingoing- and outgoing-packets, as well as the user interface calls and protocol-specific handshakes and other operations. Finding a way of getting around this congestion, it should be possible to parallelize the system for better performance.

By replicating the networking stack and assign a unique IP address to each, it should be possible to create a "Load Distributor", distributing the packets across multiple networking stacks. Figure 6.1 shows a prototype design, where the inner part of the networking stack is duplicated on the FPGA itself. The **Load Distributor** conveys the packets to the appropriate network-stack.

On the other side of the same figure, the **Load Collector** ensures that the replicated network stacks work as one, and that they are abstracted away in the **User Interface**, so that the user does not have to make up for the separation. Even though the **Transport** processes do not share any information across the stacks, they can have hardcoded `socket` numbers, assigning a block of sockets to each stack, so that overlap does not happen.

6.3 Usability

Perhaps the most important aspects of any software project is its usability, versatility, and its application. While it is shown in chapter 5 that the networking stack performs arguably well in a reasonable simulated scenario, it is to be seen whether the project can bring any value to the user.

6.3.1 Intended usage

The intended usage of the networking stack is to be integrated with existing FPGA hardware in order add networking capability to a system. These systems range from simple embedded Internet of things (IoT) devices to large NIC cards.

Although it is possible to connect an SME project with other VHDL projects, it is much more straight-forward to add the networking code directly into an SME project.

For instance, other SME projects, such as the "High Throughput Image Processing in X-ray Imaging" developed by Troels Skjøttgaard Ynddal [49], which does real-time image processing on x-ray images, could benefit from a network stack by sending the processed images to a server for further analysis and backup.

6.3.2 Existing solutions

Sadly, the developed networking stack could not be brought onto an FPGA, making the comparison to existing solutions difficult. In theory, if the networking stack worked on an FPGA, it would bring little to no runtime advantages over existing FPGA TCP/IP stacks, such as the Xilinx 10Gbps TCP/IP Stack [50]. However, the networking stack is easily extensible and modular. The design choices made during the development have proven to make the stack very flexible, and the programmer can easily add or remove protocols. The use of the C# programming language makes it more accessible for software engineers to modify the code without prior knowledge to the hardware itself, or special HLS tools and languages, albeit without the dynamic constructs of the C# language.

6.3.3 Integration with existing hardware

As an extension to this project, the code for the Digilent Pmod NIC100 [51] has been developed by Carl-Johannes Johnsen to act as the **Link Interface** [52], so that the networking stack could be tested on real hardware. While the stack never reached bare-metal, the testing suite simulates this connection from the Pmod100 into this **Link Interface**. Although testing on real hardware has to be carried out for definitive results, the simulation suggests that this connection with networking hardware can indeed work.

6.4 Using C# with SME

Not only had the use of C# with SME a great impact on the design, but the whole

project as a whole.

6.4.1 Concurrency

As was the intent of the SME project, the messaging framework was indispensable during the development of the networking stack. Besides not having to concerns ourselves with the synchronization across processes, the "Shared Nothing" property of SME was a great help during the design, and forced the design to be neatly isolated in the appropriate layers.

The isolation of each `Process` object gave a great overview of what each "thread" of the system was doing. Likewise, the information exchange was very clear, since it was nicely collected in one place – the bus.

Sadly, the parsing of network packets is excessively sequential, and the project does not utilize the full potential of SME in that regard.

6.4.2 Cumbersome initialization and alternation

The way projects are written in SME with C#, the programmer has to choose a design hardware architecture beforehand, since adding new SME processes after the fact is cumbersome, and requires a lot of manual modifications. For instance, injecting a new process in between two existing processes requires potentially adding new busses to the system and set these up correctly in the code. Although this is a trivial task, the process itself is prone to typos and over-sights from the programmer.

6.4.3 Using the C# language

In the beginning, it was pleasant to use a familiar language for the implementation of the networking stack. Yet, as the code-base grew in size, the flaws started to surface.

The C# programming language is a very actively developed language with many modern features, it is widely used with a very active community, and it has a lot of useful packages and frameworks.

When writing code for the simulation, all of these utilities and features can be

used, providing the programmer with endless possibilities for simulation-scenarios. For instance, in this system, the simulation processes use the file-system to load pre-recorded packets and feed them into the simulation or to create log-files of the simulation¹.

Unfortunately, almost none of these features are available with SME when writing code for the FPGA, as most of these require dynamic constructs, such as instantiation of new classes or use of dynamic collections. Although this restriction is caused by the hardware and not SME itself, the C# language started to be much less intuitive. Instead of applying best practices and exploring new features in a well-known and established language, we had to limit ourselves to the viable subset of the working features, and create the design around it. While it is understandable why a proven language is used to test out a new message passing framework, the C# language did not always feel right for hardware development, and the upcoming SME Implementation Language (SMEIL) might prove itself to be a welcome addition to the SME project. [53].

Pre-written components and modules

The SME framework already contains premade objects for use, such as the `TrueDualPortMemory`, which is a process that helps the programmer write code interfacing with the built-in block memory on the FPGA.

As of yet, only a few memory components are included in the SME framework.

During development, there was a pattern of prevailing components and systems reused in multiple processes:

- **Generic buffer process**

As documented in the design section, the buffers make up a big part of functionality in the whole system. However, these First In, First Out (FIFO) constructs are very commonly used

¹ A number of experiments have also been carried out in order to replace the native networking stack with the simulation

during FPGA development [54]. A generic FIFO buffer component would be a very useful feature during the development of the networking stack.

- **AXI4 communication process**

In the processes, the programmer is free to implement any bus interface signal protocol. Although a custom protocol was implemented for the system, it has been cumbersome and challenging to implement two processes with a shared signal protocol. Pre-written processes with support for established signal protocols could be a valuable addition to the SME ecosystem.

6.4.4 Process state modelling

Most processes in the system have multiple states, some containing fairly complex state-transitions, as seen on figure 4.3 in chapter 4.

Introduced in the implementation chapter, SME provides the `StateProcess` class to simplify the creation of processes with multiple states. This class proved itself to be immensely helpful in the `Internet Out` process, which consist solely of sequential states. Unfortunately, this construct is inadequate and incomplete to model the rest of the computing processes, which were slightly more complex state-machines, as those used in the system.

Repeated code

The first identified issue was that most processes need to run certain checks on the start of each clock cycle, such as checking the validity of the busses, ensuring that there were no errors in the data-stream, maintain a bus signal protocol, or make sure that some other limitations are met. With the conventional `StateMachine`, this is intricate to write these checks without much repetition. Instead, in this project, regular processes are used in combination with an internal variable keeping track of the state. This subtle difference lets the programmer have a unified entry-point to the code, and branching code can be written to enter the appropriate state-functions




Figure 6.3: An example of a process state-machine with pre-checks regardless of the current state.

in the code. For instance, figure 6.3 visualizes that a unified pre-checks can be run prior to enter state-specific code. This adds a lot to the length of the "code-path", but it avoids a lot of repetition in the code.

Complicated state changes

Another common issue with modelling state-machines with SME was certain state-changes. In situations where a process is executing the last cycle of a state that writes to some bus, a state-change is often desired in the end. However, most state-transitions need to do some cleanup, for instance resetting variables or re-initialize busses. If this cleanup happens in the same clock as the last byte is written to the bus, this value will never arrive at the other end. To circumvent this, the `Finish` state was utilized, which delays the state-transition a single clock, giving the busses a clock-cycle window to propagate correctly.

While this solution worked fine, the code itself was identical across processes with this issue, and re-implementing was cumbersome and error-prone.

6.4.5 Bugs and other lesser issues

TheSME framework has been surprisingly stable, albeit with a few minor bugs. Although most of these issues are being fixed at the time of writing, they were still a noticeable hindrance during development:

- **Reserved VHDL keywords**

Certain words in the C# code were reserved in VHDL. While this is a non-issue if the project is not being compiled to VHDL code, this needed to be taken into consideration during development. One such reserved word was the "Transport", used to denote the `Transport` process class.

- **C# structs**

A lot of information has to be passed between the buffers and processes. For the sake of readability and maintainability of the codebase, this data is best encapsulated in namespaces for a hierarchical organization. Luckily, `structs` became available shortly after the discovery of this requirement, and are used in the project. For instance, the `InterfaceBus` uses two of the `InterfaceData` struct.

- **Slow simulation**

The tests carried out during the evaluation of the system were astonishingly slow. While the simulation ran at an acceptable rate in the beginning, it started slowing down as the test progressed. A simulation lasting multiple hours only managed to simulate a few millions of clock-cycles.

It is important to note that this SME/C# simulation speed can still be faster than other VHDL simulators under certain scenarios, but it is property to improve nonetheless.

Chapter 7

Conclusion

The goal of this project was to implement a working networking stack using the SME framework. Given that the SME framework is still fairly new and under heavy development, it was desired to test viability and the performance of SME for such a project.

The implemented networking stack underwent a few design-changes during development, partly due to the new SME model, and partly due to distributed memory model present in the hardware. The final pipelined design provides a clean architecture with a share-nothing module division, closely resembling the 4 layers of the Internet Protocol Suite model.

Limited tests were performed on the networking stack by simulating the system on a computer and passing network packets generated by the host computer. Although only about 10 mio. clock-cycles were simulated, over 17283 packets were sent to the system, and all of the 1280 legitimate packets arrived at the appropriate endpoint. The only errors found during testing were found in the outgoing packets generated by the network. Luckily, these were caused by an oversight in the code, and can be fixed by setting a value in the appropriate bus.

During development, certain challenges arose in the C# programming language in combination with the SME framework, primarily missing features and a limited library with pre-written routines. Other issues and bugs prevented the networking stack to be compiled and executed on an

FPGA, mainly due to lacking support of C# `structs` or a name-clash in reserved VHDL keywords and variables in the system. Fortunately, none of these are an issue with the underlying SME model, and they can be fixed in the future.

Although the presented networking stack still needs to be rigorously tested and actually synthesized to a FPGA, we are optimistic that it can bring adequate performance at a reasonable cost and sensible possibilities for expansion. The SME was an immense improvement for the development compared to more a traditional VHDL approach, and with a few more bug-fixes, improvements, and enhancements, we are optimistic for the application of the framework.

Chapter 8

Future work

8.1 Bugs

A few small bugs have been found during the test phase. While these are described in the discussion test-chapter, here is a brief list:

- **Destination IP address not set**
The destination address of the IPv4 header is not set in the outgoing packets. `Transport` is the source of this bug, as it does not set the appropriate field in the bus to `Segment Out`.
- **Protocol field not set**
Just like the IPv4 destination address not being set in `Transport`, neither is the `Protocol` set.

However, the dictionary implementation (section 6.1) is a show stopping bug, that needs a solution. Luckily, this can be fixed in a way so the general flow of the system consists, and only simple changes have to be made.

8.1.1 Dictionary module solution

The problem with the dictionary calculations was the exponential growth of components needed based on the length of the value list. A solution would be to split the calculations over multiple clocks. Since the loop needs to traverse the value list multiple times, it would be ideal to split each iteration of the initial loop into their own clock. This limits the amount of branching to only n per clock. This solution will create latency between the insertions and reads of the array values. This does not impose a problem to the existing system, since the submission of data to the buffer does not

need information about the order. When sending the data, the order is needed. Since the system already needs to prefetch data from the memory, additional delay fetching the correct memory segment would not be a problem.

8.2 Improvements

Although the current implementation of the networking stack has enough functionality to be useful in certain applications, there are a lot of improvements that can be carried out in order to better the project.

8.2.1 Wider data-channels between processes and buffers

One of the main bottlenecks for the throughput is the raw amount of data the networking stack is working with at any given moment. Currently, the channels in the SME busses carrying data are only a byte wide, that is, at any given clock, a process will only have at most 8 bits to work with. This 1-byte width has been used because it is the most intuitive to work with, as packet-header fields usually span a factor of 8 bits.

Extending the width of the data-channel in the busses might improve the throughput manyfold, but it might also introduce more logic to the bit-shifting and masking to parse the headers. Additionally, this change does not only affect the parsing and the headers, but also the logic in the addressing for storage in the buffers, as well as, for instance, the checksum calculation.

8.2.2 Add external verification tool

The tests performed and described in chapter 5 on the current implementation have shown no major nor breaking bugs or errors for the supported subset of protocols in the internet protocol suite. Since the existence of undiscovered bugs cannot be ruled out with the custom-made testing suite, it is better to use an external verification tool in order to not transfer any wrong implementation-details over to the test-tools.

There are a multitude of ways to TCP/IP implementation with both regards to bandwidth and throughput, stability, loss, etc. One such tool is the `iperf3`, which is a "TCP, UDP, and SCTP network bandwidth measurement tool" [55]. It is a highly efficient tool for both performance test, but also verify the correctness of a networking stack. By introducing the `iperf3` testing suite as a means to test the implementation of the networking stack, a much better insight of the correctness of the stack can be gained.

8.2.3 Unsupported Transport protocol pass-through to Application layer

Even though the networking stack should be easily modifiable, it is conceivable that certain users would rather parse certain transport protocols directly in "user-space" by reading raw transport segments from the interface.

This is a fairly common phenomenon to first test a conceptual protocol in user-applications, and then implementing them in the appropriate layers. For example, this is the reason why the Linux kernel provides raw packet reception and transmission in the user-space directly from the kernel network stack [56, Version Linux 5.3-rc6, Documentation/networking/tuntap.txt].

While passing segments directly through `Transport` to the `Data In` buffer, new functions need to be introduced in the interface busses to enable the user to flag which connections need not be parsed.

8.3 New features

As discussed in chapter 3, the networking stack is designed with extensibility in mind, with a separation for the link-, the internet-, and the transport-layer. Given a protocol following the classic internet protocol suite 4-layer model, it should be possible to implement this protocol in the networking stack without major changes to the underlying structure of the whole codebase.

The implementation only supports UDP in the transport layer, which is still a great streaming protocol for a multitude of viable scenarios. However, situations where packet loss or out-of-order data-stream is not acceptable, TCP is the ideal choice of protocol to implement in the stack. With the ability to share state across sockets in the `Transport` module, the parser for the TCP header can be implemented, and the out-of-order nature of the incoming data is already handled in the `Data In` buffer.

Likewise, the newer version of the Internet Protocol, the IPv6, is slowly, but surely, seeing adoption on the internet. Fortunately, the protocol itself is actually slightly easier to parse compared to its predecessor, the IPv4. For instance, multiple flags from the older IPv4 header have been moved into the optional section of the IPv6. Furthermore, fragmentation of IPv6 packets have been restricted somewhat, and not all hosts are required to support it [57].

8.4 Adding a firewall

In tandem with this project, a FPGA firewall has been developed by Patrick Dyhrberg Sørensen and Emil Sander Bak. Just like the networking stack, the firewall is implemented in SME, with the intent to be easily integrated with networking stacks, such as this one [41].

The firewall consists of whitelist rules, connection states, "deciding" processes, and busses for communication and synchronization [41].

The processes making the actual decisions are split into 3 state processes:

- **Incoming IPv4**




Figure 8.1: The proposed design for integrating the network stack with the accompanying firewall

The first point where the firewall can do any decisions is when the internet protocol header is parsed. This header provides information such as the source and destination address, and the firewall can do basic checks for blacklisted or whitelisted addresses, as well as detecting some suspiciously formatted packets.

- **Incoming Transport**

The transport-part of the firewall is perhaps a bit more interesting. Here, the firewall can not only check on the source and destination ports of a packet, but also verify that there are no malicious intents with regards to the protocol specification itself. For example, the firewall can detect and stop a SYN-flood attack, which is a form of Denial-of-Service attack (DoS attack) where the attacker sends a

large number of TCP SYN-request to a host in order to consume all the host computational resources.

- **Outgoing**

The last point that the firewall monitors is the outgoing traffic. This is in place for situations where the networking stack tries to communicate with malicious or forbidden hosts.

8.4.1 Proposal for the design of incorporating the firewall

Although both projects have been designed to be combined with each other, there have not yet been any attempts at uniting them. That being said, both projects can run self-sufficiently, and all the essential information can be easily shared across the processes with SME busses. The proposed design for incorporation can be seen on figure 8.1, where the parsing processes send infor-

mation to the firewall, and the firewall in turn shares its decision with the consequent buffer. This way, the parsing process has to add all the parsed fields in the bus, and the firewall can mark the current packet in the bus if it needs to be removed.

The main tasks to implement firewall into the networking stack are:

- **The bus connection and protocol**

The first task is to create the busses for the communication, and to agree on a signal protocol. Since only one data-transaction with the header info is needed for each packet, this should not pose a too big of a challenge.

- **Connection and packet identification**

The networking stack relies on multiple methods of identifying packets. Once a packet reaches the transport layer, the networking stack can identify which connection (if any) the packet belongs to. To delimit network-frames, a frame-number is used, which is supplied by the interface. An IPv4 datagram is identified with its **Identification** header field, and transport connections are identified by their socket number. Depending on the implementation of the firewall, there needs to be made an agreement on the identifiers used to distinguish connections across the projects.

- **Buffer support for packet removal**

Apart from the packet itself, the buffer holds additional meta-data used both by the next parsing layer, but also by the buffer itself to do defragmentation, segmentation, and so on. If a packet is detected to be malicious by the firewall, a flag should be added to the entry in the buffer to indicate the removal of it.

- **User interface support to control the firewall**

It is reasonable to think that the network user would want to control the firewall live by adding new rules to the white-list, or block certain port

numbers. To simplify this process, new function-calls can be added to the **Interface**, and this interface can be connected to the global state-table in the firewall.

Appendices

Appendix A

RFC compliancy

Feature	RFC 1122 Section	must	must not	Compliance	Comment
General					
Implement IP and ICMP	3.1	x			Partial; ICMP not supported
Handle remote multihoming in application layer	3.1	x			
Silently discard IP version != 4	3.2.1.1	x			All versions except 4 are discarded
Verify IP checksum, silently discard bad datagrams	3.2.1.2	x			Discarding of bad datagram implemented but not enabled in current version
Addressing					
Subnet addressing (rfc-950)	3.2.1.3	x			
Src address must be host's own IP address	3.2.1.3	x			Source address currently hardcoded
Silently discard datagram with bad dest addr	3.2.1.3	x			No checks on addresses done
Silently discard datagram with bad src addr	3.2.1.3	x			No checks on addresses done
TOS					
Allow transport layer to set TOS	3.2.1.6	x			There is currently no communication between Transport and Internet Out
TTL					
Send packet with TTL of 0	3.2.1.7		x		Hardcoded TTL is above 0
Discard received packets with TTL < 2	3.2.1.7		x		Ingoing TTL is ignored
Allow transport layer to set TTL	3.2.1.7	x			
Fixed TTL is configurable	3.2.1.7	x			TTL is configurable during compilation

IP options					
Allow transport layer to send IP options	3.2.1.8	x			There is currently no communication between Transport and Internet Out
Pass all IP options received to higher layer	3.2.1.8	x			There is currently no communication between Transport and Internet In
IP layer silently ignore unknown options	3.2.1.8	x			All options are ignored
Silently ignore stream identifier option	3.2.1.8b	x			All options are ignored
Source route option					
Originate & terminate source route options	3.2.1.8c	x			Not implemented
Datagram with completed sr passed up to tl	3.2.1.8c	x			Not implemented
Build correct (non-redundant) return route	3.2.1.8c	x			Not implemented
Reassembly and fragmentation					
Able to reassemble incoming datagrams	3.3.2	x			Segment In ensures that fragmented IP datagrams are reassembled before passing to transport layer
-at least 576 byte datagrams	3.3.2	x			
Send icmp time exceeded on reassembly timeout	3.3.2	x			Not implemented
Interface					
Allow transport layer to use all IP mechanisms	3.4	x			Transport cannot communicate with the IP layer
Pass interface ident up to transport layer	3.4	x			The identity of the interface is implicit from the Segment In bus
Pass all IP options up to transport layer	3.4	x			IP options are not propagated from the IP layer
Transport layer can send certain ICMP messages	3.4	x			Theoretically; the transport layer can send any protocol out of the system
Pass spec'd ICMP messages up to transport layer	3.4	x			Internet layer currently only handles IP datagrams
-include IP header+8 octets or more from the original packet	3.4	x			

Table A.1: Compliance of a subset of the applicable requirements from RFC 1122. Columns "SHOULD" and "MAY" omitted.

Appendix B

Information

B.1 Source code

The source code can be found on https://github.com/zone31/tcp_sme.

B.2 Building the project

B.2.1 Code

The codebase requires .NET Core 2.2.

In the folder `tcp_sme/TCPIP`, run `dotnet run`

B.2.2 Report

In the folder `tcp_sme/thesis`, run `make`

Bibliography

- [1] J. C. Mogul, “Tcp offload is a dumb idea whose time has come,” USENIX Association, 05 2003.
- [2] Xilinx Inc., “100g nic with pp integration.” <https://www.xilinx.com/applications/data-center/network-appliances/100g-nic-pp-integration.html>. [Online; accessed 2019-05-13, Archived by WebCite ®at <http://www.webcitation.org/78L0it9n0>].
- [3] Microtronix, “Ip core and fpga products.” <https://www.microtronix.com/products/IP-CORE-AND-FPGA-PRODUCTS-c32613313>, 2019.
- [4] AVNET, “Ip cores.” <https://www.avnet.com/shop/us/c/programmable-logic/ip-cores/>, 2019.
- [5] OpenCores, “Opencores: Mission.” <https://opencores.org/about/mission>, 2019.
- [6] Xilinx Inc., “Signonce ip licensing.” <https://www.xilinx.com/alliance/signonce.html>, 2019.
- [7] D. Sidler, G. Alonso, M. Blott, K. Karras, *et al.*, “Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware,” in *FCCM’15*.
- [8] Xilinx Inc., “Loop pipelining and loop unrolling.” https://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_2/sdsoc_doc/topics/calling-coding-guidelines/concept_pipelining_loop_unrolling.html, 2019.
- [9] F. L. Herrmann, G. Perin, J. P. J. de Freitas, R. Bertagnolli, João, and B. dos Santos Martins, “An udp / ip network stack in fpga,” 2009.
- [10] Digi-Key Electronics, “Embedded - fpgas (field programmable gate array).” <https://www.digikey.com/products/en/integrated-circuits-ics/embedded-fpgas-field-programmable-gate-array/696?FV=ffec2dd3%2Cfffc007a%2Cii10476|457%2Cffe002b8&quantity=0&ColumnSort=1000011&page=1&pageSize=25>.
- [11] R. Braden, “Requirements for internet hosts - communication layers,” STD 3, RFC Editor, October 1989. <http://www.rfc-editor.org/rfc/rfc1122.txt>.
- [12] M. Waldrop, “Darpa and the internet revolution.” [https://www.darpa.mil/attachments/\(2015\)%20Global%20Nav%20-%20About%20Us%20-%20History%20-%20Resources%20-%2050th%20-%20Internet%20\(Approved\).pdf](https://www.darpa.mil/attachments/(2015)%20Global%20Nav%20-%20About%20Us%20-%20History%20-%20Resources%20-%2050th%20-%20Internet%20(Approved).pdf). [Online; accessed 2019-04-29, Archived by WebCite ®at <http://www.webcitation.org/77zkNxl8>].
- [13] TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU, “Open systems interconnection - basic reference model: The basic model,” std, ITU, November 1994. [Online; accessed 2019-04-29, Archived by WebCite ®at <http://www.webcitation.org/77zmViPac>].

- [14] D. Katz, “Proposed standard for the transmission of ip datagrams over fddi networks,” RFC 1103, RFC Editor, June 1989.
- [15] Electronic Industries Associationm, Engineering Department, *Interface between data terminal equipment and data communication equipment employing serial binary data interchange*. Electronic Industries Association, 1969.
- [16] National Museum of American History, “Ethernet prototype circuit board.” https://americanhistory.si.edu/collections/search/object/nmah_687626, 2019.
- [17] W. Stevens, *TCP/IP illustrated, The Protocols*. Reading, Mass: Addison-Wesley Pub. Co, 1994.
- [18] D. Heywood, *Drew Heywood’s Windows 2000 Network services*. Indianapolis, IN: SAMS, 2001.
- [19] IEEE Standards Association, “Ieee 802.3 ‘standard for ethernet’ marks 30 years of innovation and global market growth.” https://standards.ieee.org/news/2013/802.3_30anniv.html. [Online; accessed 2019-08-8, Archived by Internet Archive Wayback Machine®at https://web.archive.org/web/20140112041706/http://standards.ieee.org/news/2013/802.3_30anniv.html].
- [20] C. Hornig, “A standard for the transmission of ip datagrams over ethernet networks,” STD 41, RFC Editor, April 1984.
- [21] J. Postel and J. Reynolds, “Standard for the transmission of ip datagrams over ieee 802 networks,” STD 43, RFC Editor, February 1988. <http://www.rfc-editor.org/rfc/rfc1042.txt>.
- [22] Google Inc., “Google ipv6 statistics, ipv6 adoption.” <https://www.google.com/intl/en/ipv6/statistics.html>, 2019. [Online; accessed 2019-08-08, Archived by Internet Archive Wayback Machine®at <https://web.archive.org/web/20190731110637/https://www.google.com/intl/en/ipv6/statistics.html>].
- [23] J. Postel, “Internet protocol,” STD 5, RFC Editor, September 1981. <http://www.rfc-editor.org/rfc/rfc791.txt>.
- [24] T. Berners-Lee, R. T. Fielding, and H. F. Nielsen, “Hypertext transfer protocol – http/1.0,” RFC 1945, RFC Editor, May 1996. <http://www.rfc-editor.org/rfc/rfc1945.txt>.
- [25] A. Bhushan, “File transfer protocol,” RFC 114, RFC Editor, April 1971.
- [26] J. Postel, “Simple mail transfer protocol,” RFC 788, RFC Editor, November 1981.
- [27] Xilinx Inc., “Powering next-generation automotive solutions.” <https://www.xilinx.com/applications/automotive.html>, 2019.
- [28] Xilinx Inc., “Powering next-generation automotive solutions.” <https://www.xilinx.com/applications/audio.html>, 2019.
- [29] Bing, “Bing launches more intelligent search features.” <https://blogs.bing.com/search/march-2018/Bing-Launches-More-Intelligent-Search-Features>, 2018.
- [30] National Instruments, “Fpga fundamentals.” <http://www.ni.com/da-dk/innovations/white-papers/08/fpga-fundamentals.html>, March 2019. [Online; accessed 2019-05-12, Archived by WebCite ®at <http://www.webcitation.org/78K4kDEjB>].

- [31] Xilinx Inc., “What is an fpga?.” <https://www.xilinx.com/products/silicon-devices/fpga/what-is-an-fpga.html>, 2019. [Online; accessed 2019-05-12, Archived by WebCite® at <http://www.webcitation.org/78K4ocp7U>].
- [32] R. W. Andrew Moore, *FPGA for dummies*. 111 River St., Hoboken, NJ 07030-5774: John Wiley & Sons, Inc., 2017.
- [33] Xilinx Inc., “Cpld.” <https://www.xilinx.com/products/silicon-devices/cpld/cpld.html>, 2019. [Online; accessed 2019-08-19, Archived by Internet Archive Wayback Machine® at <https://web.archive.org/web/20190123013148/https://www.xilinx.com/products/silicon-devices/cpld/cpld.html>].
- [34] rohitsingh, “Cpld vs fpga: Differences between them and which one to use?.” <https://www.digikey.com/products/en/integrated-circuits-ics/embedded-fpgas-field-programmable-gate-array/696?FV=ffec2dd3%2Cfffc007a%2Cii10476|457%2Cffe002b8&quantity=0&ColumnSort=1000011&page=1&pageSize=25>, 11 2017. [Online; accessed 2019-08-29, Archived by Internet Archive Wayback Machine® at <https://web.archive.org/web/20181229235212/https://numato.com/kb/cpld-vs-fpga-differences-one-use/>].
- [35] TUL Inc., “Product - fpga.” <http://www.tul.com.tw/ProductsPYNQ-Z2.html>, 2019. [Online; accessed 2019-08-19, Archived by Internet Archive Wayback Machine® at <https://web.archive.org/web/20190328015350/http://www.tul.com.tw/ProductsPYNQ-Z2.html>].
- [36] Intel Inc., “80186ec processor.” <https://www.intel.com/content/www/us/en/programmable/solutions/partners/partner-profile/iwave-systems-technologies-pvt--ltd-/ip/80186ec-processor.html>, 08 2019.
- [37] B. Vinter and K. Skovhede, “Synchronous message exchange for hardware designs,” 08 2014.
- [38] J. Markus Bjørndalen, B. Vinter, and O. J. Anshus, “Pycsp - communicating sequential processes for python,” vol. 65, pp. 229–248, 01 2007.
- [39] B. Vinter and K. Skovhede, “Bus centric synchronous message exchange for hardware designs,” 08 2015.
- [40] T. Asheim, “A domain specific language for synchronous message exchange networks,” 2018.
- [41] P. D. Sørensen and E. S. Bak, “Open source fpga firewall,” 09 2019. Unpublished.
- [42] Xilinx Inc., “7 series fpgasmemory resources – user guide,” data sheet, 2019.
- [43] Microchip Technology Inc, “Enc424j600/624j600 data sheet, stand-alone 10/100 ethernet controller with spi or parallel interface,” data sheet, Microchip Technology Inc., 2009.
- [44] G. WRIGHT, *TCP/IP ILLUSTRATED, VOLUME 2 (PAPERBACK) : the implementation*. Place of publication not identified: ADDISON-WESLEY, 2017.
- [45] Arm Limited, “Amba 4 axi4-stream protocol, version 1.0, specification,” data sheet, 2010.
- [46] T. Gingold, “Ghdl.” <https://github.com/ghdl/ghdl>, 2019.

- [47] Xilinx Inc., “Zynq-7000 soc.” <https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html#productTable>, 2019.
- [48] Intel Inc., “1 gbe intel®ethernet network adapters.” <https://www.intel.com/content/www/us/en/products/network-io/ethernet/gigabit-adapters.html>, 2019.
- [49] T. S. Ynddal, “High throughput image processing in x-ray imaging,” 5 2019.
- [50] D. Sidler, Z. Istvan, and G. Alonso, “Low-Latency TCP/IP Stack for Data Center Applications,” in *FPL’16*.
- [51] Digilent Inc., “Digilent: Pmod nic100: Network interface controller.” <https://store.digilentinc.com/pmod-nic100-network-interface-controller/>, 2019. [Online; accessed 2019-08-22, Archived by Internet Archive Wayback Machine®at <https://web.archive.org/web/20190418052504/https://store.digilentinc.com/pmod-nic100-network-interface-controller/>].
- [52] C.-J. Johnsen, “Pmod-nic100.” <https://github.com/carljohnsen/Pmod-NIC100>, 4 2019.
- [53] K. Skovhede, “Sme implementation language work.” <https://github.com/kenkendk/SMEIL>, 2019.
- [54] www.nandland.com, “What is a fifo in an fpga.” <https://www.nandland.com/articles/what-is-a-fifo-fpga.html>, 2019. [Online; accessed 2019-08-25, Archived by Internet Archive Wayback Machine®at <https://web.archive.org/web/20151207092605/https://www.nandland.com/articles/what-is-a-fifo-fpga.html>].
- [55] ESnet, “iperf3.” <https://software.es.net/iperf/>, 2019. [Online; accessed 2018-04-22, Archived by Internet Archive Wayback Machine®at <https://web.archive.org/web/20190422055959/https://software.es.net/iperf/>. Source-code available at <https://github.com/esnet/iperf>].
- [56] L. Torvalds, “Linux kernel stable tree.” <https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/?h=v5.2.10>, 2019.
- [57] The History of Domain Names, “Ipv6 proposed.” <http://www.historyofdomainnames.com/ipv6/>, 2019. [Online; accessed 2018-06-12, Archived by Internet Archive Wayback Machine®at <https://web.archive.org/web/20180612211153/http://www.historyofdomainnames.com/ipv6/>].