TCP/IP in hardware using SME

Mark Jan Jacobi & Jan Meznik

KU

September 16, 2019

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Background and Motivation

FPGAs are making their way into data centers to boost the computing power and the overall power efficiency.



A conventional data center architecture



Proposed, disaggregated data center architecture



FPGA usage


Data Center
Interconnect
FPGA App
TCP/IP
NIC
Our
project
Internet

The Internet



Figure: Map of the 30% of accessible the endpoints on the Internet

TCP/IP 4 layers



Design with the 4 layers in mind



Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Implementation

- Processes
  - State machines
- Buffers
  - Memory segments
  - Dictionary
- Interface signal control
  - Buffer-Producer
  - Compute-Producer
- Interface control
  - Usage
  - Limitations

State machines

```
1  public class SomeProcess :
   ↪ StateProcess
2  {
3    private override async
     ↪ Task OnTickAsync()
4    {
5      a();
6      await ClockAsync();
7      b();
8      await ClockAsync();
9      c();
10     await ClockAsync();
11   }
12 }
```

```
1  public class SomeProcess :
   ↪ SimpleProcess
2  {
3  // Initial state
4  state = A;
5
6  protected override void
   ↪ OnTick()
7  {
8    switch(state) {
9      case A:
10       a();
11       state = B;
12     case B:
13       b();
14       state = C;
15     case C:
16       c();
17       state = A;
18   }
19 }
```



Examples


Idle
Data available
Last byte read from bus
Invalid input or error
Read
Finish
Header parsed
All data passed
Pass


Idle
Interface request
Data available
Control
Send
Read
Header parsed
Last byte
Pass
Last byte
Finish

Memory segments



Memory dictionary



Identifying the scenarios



Inspired by AXI4

- Single clock offset when sending data.
- Indicate end of stream with `bytes_left`.



Implementation

Interface signal protocol

Buffer-Producer (BP)



Compute-Producer (CP)



The interface structures

```
enum InterfaceFunction : byte
{
    INVALID = 0,
    // BIND = 1,
    LISTEN = 2,
    CONNECT = 3,
    ACCEPT = 4,
    CLOSE = 7,
    // ...
    OPEN = 255,
}

struct InterfaceData
{
    public int socket;
    public uint ip;
    public byte protocol;
    public ushort port;
}
```

```
interface InterfaceBus : IBus
{
    bool valid;
    byte interface_function;
    InterfaceData request;
}

interface InterfaceControlBus : IBus
{
    bool valid;

    byte exit_status;
    byte interface_function;
    InterfaceData request;
    InterfaceData response;
}
```

Limitations

- One request at a time.
- Arbitrary delay between request and response.

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Evaluation

- Setup
  - Graph file simulator
- Test
- Validation
  - Latency
  - Outgoing packet validation
  - Internet Protocol Suite compliancy as per RFC 1122

Evaluation

Setup

Graph file simulation

- Full input - output
- Does not take latency between packets into account
- Simplifies test cases

Evaluation

Setup

Graph simulation node types



State and Color	Description
Waiting	Vertex is not in use.
Ready	Vertex Is ready for activation.
Active	Vertex is active. Simulator is gathering data.
Inactive	Vertex is inactive. Simulator is not gathering data.
Done	Vertex is done and validated.

Evaluation

Setup



Evaluation

Test

Senario

- Real life scenario
- Test at high workloads
- Remove garbage
- Respond to packet
- Differ between concurrent connections

Evaluation

Test

The test

- 17283 packets in total
- Two "sessions"
- 640*2 UDP packets that needs a response
- 640 well formed UDP packets with no session (discard)
- Rest of data is "background noise" (TCP packets with state, data, etc)
- Total data sent through: 1832958 bytes
- 1.83 Million clocks used

Evaluation

Validation

Latency calculations:

$n_{\mathtt{D}}$: The number of bytes in the data part of the protocol. This excludes both headers from transport and internet.

$n_{\mathtt{I}}$: The internet header size.

$n_{\mathtt{T}}$: The transport header size.

n : The total packet size.

From packet to user

$$6 + n_{\mathtt{I}} + 2n_{\mathtt{T}} + 3n_{\mathtt{D}}$$

From user to packet

$$8 + 2n_{\mathtt{I}} + 3n_{\mathtt{T}} + 4n_{\mathtt{D}}$$

Outgoing packet validation:



Internet Protocol Suite compliancy as per RFC 1122

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Discussion

Improving the performance:



Estimated performance:

$$1\ \textbf{Byte} * 10\ \textbf{MHz} = 80\ \textbf{Mbps}$$

Usability

SOMETHING

Using C#

State modelling
Simulation
Concurrency

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Conclusion

- Lot of trial and error to find the optimal design in the beginning
- In 10 mio. simulated clock cycles, 17283 packets were handled, 1280 of which were correctly received by the Application layer, and then sent out again
- Even with a few flaws, SME is a great framework for hardware modelling

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Future Work

Firewall



Future Work
TCP

How to implement TCP

Table of Contents

1. Introduction
2. Implementation
3. Evaluation
4. Discussion
5. Conclusion
6. Future Work
7. Questions

Questions

? Some random citation so it does not complain[Andrew S Tanenbaum(2013)]

Bibliography


Todd Austin Andrew S Tanenbaum.
Structured computer organization.
Pearson, Boston, 2013.
ISBN 978-0-273-76924-8.

end

end