### **Dynamic Branch Prediction**

#### Readings: 4.8

Branches introduce control hazards

Determine the right next instruction in time for instruction fetch

#### Previous solutions:

Stall

Statically predict not taken

Branch Delay slot

#### Better:

Branch-prediction buffers (caches)

#### **Problems With Static Branch Predictors**

Are all conditional branches created equal?

#### **Branch Prediction Buffer**

Direct-mapped cache w/1-bit history

Predict taken/not taken by previous execution

If incorrect prediction, annul instructions incorrectly started

Tags? Valid bits?

### **Thought Experiment**


#### ADDI C, X31, #9 // Const. 9 Consider the following code segment: WHILE TOP: <code 1> while (1) { ADD i, X31, X31 // Init i <code 1> B FOR TEST for(int i=0; i<9; i++) { FOR TOP: <code 2> <code 2> ADDI i, i, #1 // i++ <code 3> FOR TEST: CMP i, C // i < 9? B.LT FOR TOP <code 3> 1-bit prediction accuracy? B WHILE TOP // Endwhile

# **2-bit Predictor**

### 2-bit Predictor (cont.)

```
while (1) {
  if (normal_condition) {
      <code1>
  for(int i=0; i<9; i++) {
       if (exception) {
           return (FALSE);
      <code 2>
     (random 50/50 chance) {
      <code 3>
```

#### **Branch Predictor**



#### Instruction-Level Parallelism & Advanced Architectures

Readings: 4.10

Key to pipelining was dealing with hazards

Advanced processors require significant hazard avoidance/flexibility

ILP = Instruction-Level Parallelism

# Why ILP

Advanced processors optimize two factors:

Reduce clock period by heavy pipelining

Greater pipelining means more hazards, delay slots

Reduce CPI
What if we want a CPI < 1.0?

# **ILP Example**

#### Source code:

#### Constraint graph:

ADDI X0, X0, #15
SUB X2, X1, X0
EORI X3, X0, #15
ORR X4, X3, X0

# **Complex ILP Example**

#### Note: Assume no delay slots.

```
1: LDUR X0, [X3, #0]
2: ADD X1, X0, X2
3: SUB X2, X3, X4
4: ANDI X2, X5, #57
5: ORR X7, X5, X1
6: STUR X5, [X9, #0]
7: CBZ X7, LOOP
8: EOR X6, X8, X6
```

# **Types of Hazards**

Data Hazards (multiple uses of the same location)

RAW – Read after write

WAW – Write after write

WAR – Write after read

RAR – Read after read

Memory

Control Hazards
Branches

#### **Hazard Minimization**

Hardware and software techniques for improving performance Loop unrolling

Register Renaming

**Predicated Instructions** 

Responsibility

Hardware

Software (Compiler)

# **Loop-Level Parallelism**

```
LLPex(char *src) {
   char *end = src + 1000;
   while(src<end) {
     *src = (*src)+3; src++;} }</pre>
```

# **Loop Unrolling**

Better loop structure?


# **Compiler Register Renaming**

Compiler reduces hazards by removing name dependences

### **Hardware Register Renaming**

CPU dynamically associates each register read with the most recent instruction issue that writes that register.

```
0: ADDI X0, X0, #8
1: LDUR X1, [X0, #0]
2: STUR X1, [X0, #100]
3: ADDI X0, X0, #8
4: LDUR X1, [X0, #0]
5: STUR X1, [X0, #100]
6: ADDI X0, X0, #8
7: LDUR X1, [X0, #0]
8: STUR X1, [X0, #100]
```



#### **Control Hazards**

```
if (c == 0) { t = s; }
if (a[0] == 0)
   a[0] = b[0];
else
   a[0] = a[0] + 4;
```

Branches introduce hazards that limit ILP Branch prediction

Conditional/Predicated instructions

#### **Predicated Instructions**

```
if (c == 0) \{ t = s; \}
```

Normal:

# W/Conditional move (instructions with internal if-like operation – no branches)

```
CMOVZ <dest>, <src>, <cond> // move src to dest if cond == 0 CMOVNZ <dest>, <src>, <cond> // move src to dest if cond != 0
```

# **Predicated Instructions (cont.)**

```
d = a - b;
if (d<0)
    sum -= d;
else
    sum += d;</pre>
```

**Predicated Instructions:** 

Normal:

#### **ARM CSEL Instruction: the MUX**

# Why ILP

Advanced processors optimize two factors:


Reduce clock period by heavy pipelining

Greater pipelining means more hazards, delay slots

Reduce CPI
What if we want a CPI < 1.0?

# **Superpipelining**

#### Divide datapath into **multiple** pipeline stages




Pentium 4 Processor ("NetBurst"): 20 stages

Ī	TC.	T . ID	TO	1	D .	A 11	ъ				1 1 1		ъ.	. 1	ъ	T.1	l_		Brnch	D .
	IC N	Ixt IP	10 1	etch	Drive	Alloc	Ren	ame	Queue	5	chedul	e	Disp	atch	Reg	File	Exec	Flags	Ck	Drive

### **Multiple Issue**

#### Replicate Execution Units



Shifter

Floating Point


Register File

Memory

Ifetch/Branch

### **VLIW**

### Very Long Instruction Word



Concerns

#### **VLIW Scheduling**


Schedule the code for a 4-way VLIW. Assume no delay slots, and all instructions in parallel with a branch still execute.

```
1: LDUR X6, [X0, #4]
2: ADD X7, X6, X0
3: LDUR X8, [X1, #8]
4: SUB X7, X8, X2
5: STUR X10, [X3, #0]
6: CBZ X4, FOO
7: AND X12, X4, X5
```

ALU1	ALU2	Load/Store	Branch

## Superscalar

Dynamically schedule multiple instructions, based on hazard detection



#### **Example Execution on Modern Processors**

Bringing everything together, how would this code be run on an advanced CPU? No delay slots, instructions in parallel with a branch still execute

```
0: LDUR X0, [X1, #8]
1: ADDI X2, X0, #4
2: STUR X2, [X1, #8]
3: CBZ X1, SKIP
4: ADDI X3, X4, #0
SKIP:
5: ADDI X5, X5, #1
6: EORI X0, X1, #5
7: LSL X0, X0, #2
8: STUR X0, [X1, #16]
```

# **Example on VLIW**

How would this be scheduled on a 2-way VLIW? Assume no delay slots.

ALU/Load/Store	ALU/Branch

### **Example on Superscalar**

How would this execute on a 2-way superscalar? Assume it schedules the earliest ready instruction first, and cache miss only stalls dependent instructions.

No miss

ALU/Load/Store	ALU/Branch

2-cycle miss


ALU/Load/Store	ALU/Branch

# **Symmetric Multi-Threading (SMT)**

#### ~Superscalar drawing from multiple programs or program threads


Instr I + 7	Instr I + 6	Instr I + 5	Instr I + 4	Instr I + 3	Instr I + 2	Instr I + 1	Instr I
Instr $J + 7$	Instr J + 6	Instr J + 5	Instr J + 4	Instr J + 3	Instr J + 2	Instr J + 1	Instr J
Instr K + 7	Instr K + 6	Instr K + 5	Instr K + 4	Instr K + 3	Instr K + 2	Instr K + 1	Instr K
Instr L + 7	Instr L + 6	Instr L + 5	Instr L + 4	Instr L + 3	Instr L + 2	Instr L + 1	Instr L

Issues



#### Multicore

Add multiple processors (separate control & datapath)



Issues

### **Multicore Example**

Using a multicore is significantly more complex.

#### Example: Uniprocessor MAX

```
int max(int vals[], int len) {
  int result = -infinity;
  for (int i=0; i<len; i++) {
    if (vals[i] > result)
      result = vals[i];
  }
  return result;
}
```

#### Multicore MAX

```
int max(int vals[], int len) {
  int global_result = -infinity;
  int lenT = len/num_procs;
  for (int i=0; i<num_proc; i++)
    process maxT(&vals[i*lenT], lenT);
}

void maxT(int vals[], int len) {</pre>
```

# Flynn's Taxonomy

Readings: 6.3, 6.6


Categorize models of parallel computation

		Data S	treams
		Single	Multiple
Instruction	Single	SISD Op	SIMD Op
Streams	treams  Multiple		MIMD Op Op

### **Early SIMD: Vector Processors**

```
Add vector registers, each holding say 32 ints: V0..V7
Add vector operations. E.g. ADDV V0, V1, V2 // V0; = V1; + V2;
Example: Compute Y = aX+Y. X0 = a, X19 = &X, X20 = &Y
                                      // Standard ARM assembly
// Vectorized version
                                      ADDI X1, X19, 32*8 // &X[32]
LDURV V1, [X19, #0] // Get X
                                    LOOP:
MULVS V2, V1, X0 // a*X
                                       LDUR X2, [X19, #0]
                                                          // Get X[i]
LDURV V3, [X20, #0] // Get Y
                                       MUL X2, X2, X1 // a*X[i]
ADDV V4, V3, V2 // a*X+Y
                                      LDUR X3, [X20, #0]
                                                          // Get Y[i]
                                      ADD X4, X3, X2
                                                          // a*X[i]+Y[i]
STURV V4, [X20, #0] // Save Y
                                       STUR X4, [X20, #0] // Save Y
                                      ADDI X19, X19, #8
                                                          // X++
                                      ADDI X20, X20, #8
                                                          // Y++
                                       CMP X1, X19 // X == end?
                                       B.NF I OOP
```

#### **Vector Lanes**



#### **Vector Considerations**

#### Good:

Repetitive computations

Block-based LDUR/STUR moves (like cache blocks)

Remove loop overhead

Easily parallelized

#### Bad:

"Jumpy" code: if-then, case

Predicated instructions, but still wasteful

Working on data that isn't "packed" together.

Scatter/Gather instructions

Can't accelerate non-vectorized code

#### **Graphics Processing Units (GPUs)**

Processor optimized for graphics processing, coprocessor to main CPU

GPUs, vs. CPUs

CPU coprocessor, so don't have to support everything.

GPU datasets smaller than CPUs (4-6GB vs. 32-256GB)

Skip multilevel caches, use high-bandwidth memory

Hide latency via multi-threading

Provide many parallel processors (MIMD), that are internally SIMD.

#### Example

8-16 SIMD Processors

8-16 Lanes/SIMD Processor

Largest cache: 0.75MB (comparable CPU might be 8MB)

DRAM: 4-6GB (comparable CPU might be 8-256GB)

#### **GPU SIMD Processor**

