


## Review Problem 29

- ❖ The pipelined CPU has the stage delays shown
- ❖ Is it better to speed up the ALU by 10ns, or the Data Memory by 2ns?

- ❖ Does your answer change for a single-cycle CPU?

*Yes. This speeds up longest path.*



# Solution #3: Branch Delay Slot

Redefine branches: Instruction directly after branch always executed

Instruction after branch is the **delay slot**

Compiler/assembler **fills** the delay slot

Ex #1

~~ADD X1, X0, X4~~  
CBZ X2, FOO

~~ADD X1, X0, X4~~

No waste

Ex #2

~~SUB X2, X0, X3~~  
ADD X1, X0, X4  
CBZ X1, FOO

~~SUB X2, X0, X3~~

Ex #3

ADD X1, X0, X4  
CBZ X1, FOO

ADD X1, X3, X3

...  
FOO:  
ADD X1, X2, X0

Ex #4

ADD X1, X0, X4  
CBZ X1, FOO

ADD X3, X3, X3

waste 1 cycle


either one, pick the one most likely to be T/PST odds  
useful given  
Assume 50% taken branch

waste 1/2 cycle

# Data Hazards

Consider the following code:

```
ADD X0, X1, X2
SUB X3, X0, X4
AND X5, X0, X6
ORR X7, X0, X8
EOR X9, X0, X10
```






# Design Register File Carefully

lecture 11 Lab #4  
invest the clock to

What if reads see value after write during the same cycle? the reg file

ADD X0, X1, X2  
SUB X3, X0, X4  
AND X5, X0, X6  
ORR X7, X0, X8  
EOR X9, X0, X10



# Forwarding

Add logic to pass last two values from ALU output to ALU input(s) as needed

**Forward** the ALU output to later instructions

ADD X0, X1, X2


SUB X3, X0, X4

AND X5, X0, X6

ORR X7, X0, X8

EOR X9, X0, X10

*passing notes in the lab*





## Forwarding (cont.)

Remember destination register for operation.


The diagram illustrates the MIPS processor pipeline with the following components and stages:

- Stages:** IF (Instruction Fetch), RF (Register File), EX (Execute), MEM (Memory), WB (Writeback).
- Components:** PC, Instr. Memory, Register File, ALU, Data Memory, Register File.
- Handwritten Annotations:**
  - Blue:** Traces the path of the instruction being fetched in the IF stage, showing it being read from Instr. Memory and then being passed through the RF stage to the ALU.
  - Red:** Traces the path of the register file, showing it being read from the RF stage and then being passed to the ALU.

Notes: what if 19 is written twice  
write to X31  
STUR?

# Data Hazards on Loads

LDUR X0, [X31, 0]  
 SUB X3, X0, X4  
 AND X5, X0, X6  
 ORR X7, X0, X8  
 EOR X9, X0, X10





## Data Hazards on Loads (cont.)

Solution:

Use same forwarding hardware & register file for hazards 2+ cycles later

Force compiler to not allow register reads within a cycle of load

Fill delay slot, or insert no-op.

Reminder: Delay slot means "Cpu is busted, Programmer must deal with it!"

Load delay slot: instr right after a load cannot read the load's target register.

Branch delay slot: instr right after a branch always executes.