Review Problem 28

* Given what we know about pipelining, assume in how long will it take to make N widgets? widget. If we pipeline the process into S stages, a widget factory it takes 40 minutes to make 1 1 = essures all stages


* Time taken by each stage?

the same length

Time to finish first stage for N widgets? S×4%

Time to finish all N widgets?

Single Cycle vs. Pipeline



Why Pipeline?

Suppose we execute 100 instructions

Single Cycle Machine 45 ns/cycle x 1 CPI x 100 inst = 4,500 ns

Ideal pipelined machine 10 ns/cycle x (1 CPI x 100 inst + 4 cycle drain) = 1,090 ns 104

CPI for Pipelined Processors


Ideal pipelined machine

CPI in pipelined processor is "issue rate". Ignore fill/drain, ignore latency.

Example: A processor wastes 2 cycles after every branch, and 1 after every branches and 30% loads, what is the CPI on this program? load, during which it cannot issue a new instruction. If a program has 10%


11

Divide datapath into multiple pipeline stages



Pipelined Control

The Main Control generates the control signals during Reg/Dec Control signals for Wr (RegWE, ...) are used 3 cycles later Control signals for Mem (MemWE, Mem2Reg, ...) are used 2 cycles later Control signals for Exec (ALUOp, ALUSrc, ...) are used 1 cycle later



Can pipelining get us into trouble?

Yes: Pipeline Hazards

structural hazards: attempt to use the same resource two different ways at the same time

E.g., combined washer/dryer would be a structural hazard or folder busy doing something else (watching TV)

data hazards: attempt to use item before it is ready

E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer

instruction depends on result of prior instruction still in the pipeline

control hazards: attempt to make decision before condition evaluated

E.g., washing football uniforms and need to get proper detergent level; need to see after dryer before next load in

branch instructions

Can always resolve hazards by waiting take action (or delay action) to resolve hazards pipeline control must detect the hazard


Pipelining the Load Instruction

The five independent functional units in the pipeline datapath are: Instruction Memory for the Ifetch stage

ALU for the Exec stage Register File's Read ports (bus A and busB) for the Reg/Dec stage

Data Memory for the Mem stage

Register File's Write port (bus W) for the Wr stage




The Hour Stages of R-type

Ifetch: Fetch the instruction from the Instruction Memory

Reg/Dec: Register Fetch and Instruction Decode


Exec: ALU operates on the two register operands

Wr: Write the ALU output back to the register file



Structural Hazard

Interaction between R-type and loads causes structural hazard on writeback



Important Observation

Each functional unit can only be used once per instruction

Each functional unit must be used at the same stage for all instructions: Load uses Register File's Write Port during its 5th stage

Load	
Ifetch)
Reg/Dec	2
Exec	w
Mem	4
Wr	5

R-type uses Register File's Write Port during its 4th stage


R-type Ifetch Reg/Dec Exec Wr

Solution: Delay R-type's register write by one cycle:

Mem stage is a NOOP stage: nothing is being done Now R-type instructions also use Reg File's write port at Stage 5

R-type	
Ifetch	
Reg/Dec	2
Exec	ယ
Mem	4
Wr	SI

Pipelining the R-type Instruction



The Four Stages of Store

Ifetch: Fetch the instruction from the Instruction Memory

Reg/Dec: Register Fetch and Instruction Decode

Exec: Calculate the memory address

Mem: Write the data into the Data Memory

Wr: NOOP

Compatible with Load & R-type instructions

