

Digital System Design with HDL (I)

Lecture 3

Dr. Ming Xu and Dr. Kain Lu Low

Dept of Electrical & Electronic Engineering

XJTLU

In This Session

- Verilog Operators

Operators

Arithmetic Operators

+	$m + n$	Add n to m
-	$m - n$	Subtract n from m
-	$-m$	Negate m (2's complement)
*	$m * n$	Multiply m by n
/	m / n	Divide m by n
%	$m \% n$	Modulus of m / n. The result takes the sign of the first operand, e.g.

$$\begin{array}{ll} 5 \% 2 = 1 & 5 \% -2 = 1 \\ -5 \% 2 = -1 & -5 \% -2 = -1 \end{array}$$

Operators

Bitwise Operators

\sim	$\sim m$	Invert each bit of m (1's complement)
$\&$	$m \& n$	AND each bit of m with each bit of n
$ $	$m n$	OR each bit of m with each bit of n
\wedge	$m \wedge n$	Exclusive OR each bit of m with n
$\sim \wedge$	$m \sim \wedge n$	Exclusive NOR each bit of m with n
$\wedge \sim$	$m \wedge \sim n$	

Operators

~	
0	1
1	0
x	X
z	X

&	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

	0	1	x	z
0	0	1	x	x
1	1	1	1	1
x	x	1	x	x
z	x	1	x	x

^	0	1	x	z
0	0	1	x	x
1	1	0	x	x
x	x	x	x	x
z	x	x	x	x

Operators

Logical Operators (1-bit T/F result)

!	!m	Is m false?
&&	m && n	Are both m and n true?
	m n	Is either m or n true?

Operators

Reduction Operators (1-bit T/F result): calculated by recursively applying bit-wise operation on all bits.

&	&m	AND all bits in m together
~&	~&m	NAND all bits in m together
	m	OR all bits in m together
~	~ m	NOR all bits in m together
^	^m	Exclusive OR all bits in m
~^	~^m	Exclusive NOR all bits in m
^~	^~m	

value	&	~&		~	^	~^
4'b0011	0	1	1	0	0	1

Operators

Relational Operators (1-bit T/F result)

<	$m < n$	Is m less than n?
>	$m > n$	Is m greater than n?
<=	$m \leq n$	Is m less than or equal to n?
>=	$m \geq n$	Is m greater than or equal to n?
==	$m == n$	Is m equal to n?
!=	$m != n$	Is m not equal to n?
===	$m === n$	Is m identical to n?
!==	$m !== n$	Is m not identical to n?

Operators

Equality Operators vs. Identity Operators

- Equality operators (== and !=) compare logic values of 0 and 1. If either operand has any unspecified digits, the result is ambiguous (x).
- Identity Operators (=== and !==) compare logic values of 0, 1, X and Z. Bits with x and z must match for the result to be true.

Operators

Equality Operators vs. Identity Operators

Examples:

```
reg [3:0] a, b;  
a = 4'b1100;  b = 4'b101x;
```

```
a == 4'b1z10 // false - 0
```

```
a != 4'b100x // true - 1
```

```
b == 4'b101x // unknown - x
```

```
b != 4'b101x // unknown - x
```

```
b === 4'b101x // true - 1
```

```
b !== 4'b101x // false - 0
```

Operators

Logical Shift Operators

\ll $m \ll n$ Shift m left n -times

\gg $m \gg n$ Shift m right n -times

The vacant bits are filled with 0.

Arithmetic Shift Operators

\lll $m \lll n$ Shift m left n -times, the vacant bits are filled with 0.

\ggg $m \ggg n$ Shift m right n -times, the vacant bits are filled with the leftmost bit (the sign bit for a signed integer).

Operators

Shift Operators

Example:

```
// X=4'b1100;
```

```
Y = X >> 1;           // Y is 4'b0110
```

```
Y = X << 2;           // Y is 4'b0000
```

```
X >> 1'bx = 4'bxxxx
```

```
integer a, b, c;       // signed data types
```

```
a = -8;                // a = 11...11000
```

```
b = a >>> 3;           // b = 11...11111 , b = -1 decimal
```


```
c = a <<< 2;           // b = 11...1100000, b = -32 decimal12
```

Operators


Conditional Operator

?: **sel?m:n** If sel is true, select m; else select n


// model functionality of a 2-to-1 mux
assign out = Y ? b : a;



// model functionality of a tri-state buffer
assign out = enable ? in : 16'bz;



// nested conditional operators. 4-to-1
mux
assign out = X ? (Y ? d : c) : (Y ? b : a);



Operators

Concatenation Operator

`{,}` `{m,n}` Concatenate m to n, creating larger vector

The operands must be sized.

// A= 1'b1, B = 2'b00 , C = 2'b10, D = 3'b110

Y = { B, C}; // Y is 4b'0010

Y = { A, B, C, D}; // Y is 8b'10010110

Y = { B[0], D[2], 2'b11}; // Y is 4b'0111

Operators

Replication Operator

{{}} **{n{m}}** Replicate m n-times

A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;

Y = { 4{A} }; // Results in Y = 4'b1111

Y = { 4{A}, 2{B} }; // Results in Y = 8'b11110000

Y = { 4{A}, 2{B}, C }; // Results in Y = 10'b1111000010

Operators

Precedence of Verilog operators

Operator type	Operator symbols	Precedence
Complement	! ~ -	Highest precedence
Arithmetic	* / + -	
Shift	<< >>	
Relational	< <= > >=	
Equality	== !=	
Reduction	& ~& ^ ~^ ~	
Logical	&& 	
Conditional	?:	Lowest precedence