
# Digital System Design with HDL (I) Lecture 11

Dr. Ming Xu and Dr. Kain Lu Low
Dept of Electrical & Electronic Engineering
XJTLU

## In This Session


- Moore-Type FSMs
- Mealy-Type FSMs
- Verilog Code for FSMs

## General Form of A Sequential Circuit.



- Sequential circuits are called finite state machines (FSM).
- Combinational circuit 1 has inputs from the input W and the state Q of the flip-flops.
- The output Z always depends on the state Q of the flipflops. It may also depend on the input W.

## General Form of A Sequential Circuit.



- The sequential circuits whose outputs depend only on the state of the circuit are of Moore type.
- Those whose outputs depend on both the state and the inputs are of Mealy type.


We wish to design such a circuit:

- The circuit has one input w and one output z.
- All changes in the circuit occur on the positive edge of a clock signal.
- The output z is 1 if during the past two clock cycles w was 1. Otherwise z is 0.

Clockcycle:	$t_0$	$t_1$	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t9	t <sub>10</sub>
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0


Sequences of input and output signals.

Sequences of input and output signals.



#### State Diagram

- State A: w is 0 during past 1 clock cycle.
- State B: w has been 1 for just 1 clock cycle.
- State C: w has been
   1 for 2 clock cycles.




#### State Table


Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	C	0
C	A	C	1

Present	Next		
state	w = 0	w = 1	Output
<i>y</i> 2 <i>y</i> 1	$Y_2Y_1$	$Y_2Y_1$	Z.
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

#### **Next-State and Output Expressions**



$$Y_1 = wy_1 y_2$$




$$z = y_2$$

$$y_2y_1$$
00 01 11 10
0 0 0 d 0
1 0 1 d 1

$$Y_2 = wy_1 + wy_2$$
  
=  $w(y_1 + y_2)$ 


**Implementation** 

Output z depends on the state only.



 $z = y_2$ 

## The timing diagram for that circuit



#### Alternative State Assignment

	Present	Next		
	state	w = 0	w = 1	Output
	у2У1	$Y_2Y_1$	$Y_2Y_1$	$\mathcal{Z}$
A	00	00	01	0
В	01	00	11	0
C	11	00	11	1
	10	dd	dd	d


$$Y_1 = w$$


$$Y_2 = wy1$$

$$z = y_2$$

Improved Implementation

Timing diagram for z is the same but those for  $y_1$  and  $y_2$  change.






We wish to design such a circuit:

- The circuit has one input w and one output z.
- The output z is 1 in the clock cycle when the second occurrence of w = 1 is detected. Otherwise z is 0.

Clock cycle:	$t_0$	$t_1$	$t_2$	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t9	t <sub>10</sub>
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	1	0	0	1	1	0	0


Sequences of input and output signals.

Sequences of input and output signals.



#### State Diagram

- State A: w is 0, producing an output z = 0.
- State B: w is 1.
- If w = 1 for two consecutive clock cycles, the machine remains in state B and produce an output z = 1.




#### State Table

Present state	Next	state	O utput z		
	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Present	Next	state	Output			
state	w = 0	w = 1	w = 0	w = 1		
У	Y	Y	$\mathcal{Z}$	z		
0	0	1 1	0	0		


#### **Implementation**

$$Y = D = w$$
$$z = wy$$



Output z depends on both the state and the input.

## The timing diagram for that circuit




## Verilog Code for the Moore FSM.

```
module simple (Clock, Resetn, w, z);
   input Clock, Resetn, w;
   output z;
   reg [2:1] y, Y;
   parameter [2:1] A = 2'b00, B = 2'b01, C =
2'b10;
   // Define the next state combinational
circuit
    always @(w, y)
       case (y)
          A: if (w) Y = B;
            else Y = A:
          B: if (w) Y = C;
            else Y = A:
          C: if(w) Y = C;
            else Y = A:
          default: Y = 2'bxx;
       endcase
```

```
Reset
w=0
w=0
w=0
w=0
w=1
C/z=1
w=1
```

# Verilog Code for the Moore FSM.



```
module simple (Clock, Resetn, w, z);
   input Clock, Resetn, w;
   output z;
   reg [2:1] y;
   parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10;
   // Define the sequential block
   always @(negedge Resetn, posedge Clock)
      if (Resetn = = 0) y \le A;
      else
         case (y)
             A: if (w) y \le B;
                else y \le A;
             B: if (w) y \le C;
                else y \le A;
             C: if (w) y \le C;
                else y \le A;
             default: y <= 2'bxx;
         endcase
   // Define output
   assign z = (y = = C);
                                               21
```

## Verolig Code for the Mealy FSM.


```
module mealy (Clock, Resetn, w, z);
                                                          B: if (w)
   input Clock, Resetn, w;
                                                              begin
   output reg z;
                                                                 z = 1;
   reg y, Y;
                                                                 Y = B:
   parameter A = 1'b0, B = 1'b1;
                                                              end
                                                              else
                                  Reset
                                                              begin
   always @(w, y)
       case (y)
          A: if(w)
                                                              end
                                      w = 0/z = 0
              begin
                                                      endcase
                  z=0:
                  Y = B;
                                                   // Define the sequential block
                                                   always @(negedge Resetn, posedge
              end
                                               Clock)
              else
              begin
                                                      if (Resetn = = 0) y \leq = A;
                  z = 0:
                                                      else y \le Y:
                  Y = A;
                                                                                   22
                                               endmodule
              end
```

## Verilog Code for the FSM.

#### State Assignment

- State assignments are specified by a parameter statement in Verilog code.
- Verilog compilers can recognize the code for an FSM.
- They can optimize the implementation by looking for a better state assignment based on the cost of implementation.
- The user can either allow the compiler to optimize the state assignment or suppress it.

# Verilog Code for the FSM.



- The code for the Moore one is synthesised in a CPLD.
- The used parts are highlighted in blue.

$$Y_1 = wy_1 y_2$$

$$Y_2 = wy_1 + wy_2$$
  
=  $w(y_1 + y_2)$ 

$$z = y_2$$