Digital System Design with HDL (I) Lecture 3

Dr. Ming Xu and Dr. Kain Lu Low
Dept of Electrical & Electronic Engineering
XJTLU

In This Session

Verilog Operators

Arithmetic Operators

+	m + n	Add n to m
-	m - n	Subtract n from m
-	-m	Negate m (2's complement)
*	m * n	Multiply m by n
/	m/n	Divide m by n
%	m % n	Modulus of m / n. The result takes the sign of the first operand, e.g.

Bitwise Operators

~	~m	Invert each bit of m (1's complement)
&	m & n	AND each bit of m with each bit of n
	m n	OR each bit of m with each bit of n
٨	m ^ n	Exclusive OR each bit of m with n
~^	m ~^ n	Exclusive NOR each bit of m with n
٨~	m ^~ n	Exclusive INOR Each bit of III With II

~	
0	1
1	0
Х	Х
Z	X

	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
Х	Х	1	Х	Х
Z	X	1	X	X

&	0	1	X	Z
0	0	0	0	0
1	0	1	X	Х
Х	0	X	X	Х
Z	0	X	X	Х

^	0	1	X	Z
0	0	1	X	X
1	1	0	X	X
X	X	X	X	X
Z	X	X	X	X

Logical Operators (1-bit T/F result)

```
!m Is m false?&& m && n Are both m and n true?|| m || n Is either m or n true?
```

Reduction Operators (1-bit T/F result): calculated by recursively applying bit-wise operation on all bits.

```
& &m AND all bits in m together

-& -&m NAND all bits in m together

| m OR all bits in m together

-| -|m NOR all bits in m together

^ m Exclusive OR all bits in m

-^ -^m

-- -- -- Exclusive NOR all bits in m
```

value	&	~&		~	٨	~^
4'b0011	0	1	1	0	0	1

Relational Operators (1-bit T/F result)

```
Is m less than n?
     m < n
<
     m > n Is m greater than n?
    m <= n Is m less than or equal to n?
<=
     m >= n Is m greater than or equal to n?
>=
== m == n Is m equal to n?
     m!= n Is m not equal to n?
!=
              Is m identical to n?
!== m !== n Is m not identical to n?
```

Equality Operators vs. Identity Operators

- Equality operators (== and !=) compare logic values of 0 and 1. If either operand has any unspecified digits, the result is ambiguous (x).
- Identity Operators (=== and !==) compare logic values of 0, 1, X and Z. Bits with x and z must match for the result to be true.

Equality Operators vs. Identity Operators

Examples:

```
reg [3:0] a, b;

a = 4'b1100; b = 4'b101x;

a == 4'b1z10 // false - 0

a != 4'b100x // true - 1

b == 4'b101x // unknown - x

b != 4'b101x // unknown - x

b !== 4'b101x // true - 1

b !== 4'b101x // false - 0
```

Logical Shift Operators

- < m << n Shift m left n-times</p>
- >> m >> n Shift m right n-times

The vacant bits are filled with 0.

Arithmetic Shift Operators

>>> m >>> n

Shift m left n-times, the vacant bits are filled with 0.

Shift m right n-times, the vacant bits

are filled with the leftmost bit (the

sign bit for a signed integer).


Shift Operators

```
Example:
// X=4'b1100;
Y = X >> 1;
                  // Y is 4'b0110
Y = X << 2;
                   // Y is 4'b0000
X \gg 1'bx = 4'bxxxx
integer a, b, c;
                   // signed data types
a = -8;
                   // a = 11...11000
                   b = a >>> 3;
                  // b = 11...1100000, b = -32 decimal<sub>12</sub>
c = a <<< 2;
```


Conditional Operator

?: sel?m:n If sel is true, select m; else select n


// model functionality of a 2-to-1 mux assign out = Y ? b : a;



// model functionality of a tri-state buffer assign out = enable ? in : 16'bz;



// nested conditional operators. 4-to-1 mux assign out = X ? (Y ? d : c) : (Y ? b : a);



Concatenation Operator

```
{,} {m,n} Concatenate m to n, creating larger
vector
```

The operands must be sized.

Replication Operator

{{}} {n{m}} Replicate m n-times

```
A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;

Y = \{4\{A\}\}; // Results in Y = 4'b1111

Y = \{4\{A\}, 2\{B\}\}; // Results in Y = 8'b11110000

Y = \{4\{A\}, 2\{B\}, C\}; // Results in Y = 10'b1111000010
```

Precedence of Verilog operators

Operator type	Operator symbols	Precedence
Complement	. ~ –	Highest precedence
Arithmetic	*	
Shift	\ \ \	
Relational	<	
Equality	!-	
Reduction	%< ~	
Logical	&z&z 	
Conditional	?:	Lowest precedence