


## The Big Picture

### Memory-Mapped Input/Output (MMIO)

Input/Dutput devices such as keyboards, monitors, speakers, and external storage devices are not part of the processor but need a way to sendificeciely information to/from the processor. Memory-mapped I/O is a system where we pretend that these setternal devices are part of the data memory. Such device is assigned a range of memory addresses depending on how mu data that device needs to sendificeciely. For example, in the image below the data memory only has addresses a season setternal devices are received after them to the external devices are in the received data from the external devices.



	Examples				
	Read what key was pressed on a keyboard	Send a sound to the speaker			
	lw st0, 0xFFFF0808(s0)	sw \$t0, 0xFFFF8304(\$0)			
In the two examples above, we are taking advantage of a feature of the assembler. The assembler will re-assemble the 32-immediate into two 16-bit immediates to meet the requirements of I-type instructions.					
	Examples continued				

### Interrupts

lui \$at, 0xFFFF lw \$t0, 0x8008(\$at)

interrupts are welcome events that need to briefly stop the processor from running your program so that other things can happen. For example, a key being pressed on a keyboad will create an interrupt. If your program requests data from an extend storage device, your program will receive interrupt some time later (external storage devices are very solva) when that data available. Interrupts generally come from devices that are external from the central processing unit (i.e., things other than the register file, AUL, data memory, and instruction memory).

lui Sat, 0xFFFF sw St0, 0x0304(Sat)

Interrupts are the way programs get the information they need instructors value your input and questions. If something we sa can get that valuable feedback/information. When a external of like raising your hand to ask a question). The program can interrupt (kind of like an instructor saying "any questions?" pe

Interrupt permission?	Interrupt flag	What happens next?
No	No	Program keeps runnin
No	Yes	Program keeps runnin
Yes	No	Program keeps runnin

### Exceptions

exceptions are caused by a program trying to do something it is not allowed to. For example, an overflow flag of 1 during instruction would raise an arithmetic overflow exception. Similarly, an opcode that does not match a known instruction (the except output of the MIPS instruction decoder you implemented in Lab 5) would raise a reserved instruction exception.

Number	Binary	Name	Cause of Exception		
0	00000	Int	No exception occurred. An hardware interrupt possible.		
4	00100	AdEL	Address error exception (load or instruction fetch). Usually an unaligned address error such as trying to perform a \mathbb{w} from an address that is not divisible by 4.		
5	00101	AdES	Address error exception (store). Usually an unaligned address error such as trying to perform a sw from an address that is not divisible by 4.		
6	00110	IBE	Bus error on instruction fetch. Usually caused by trying to read an instruction from a restricted or non- existent address such as 0x00000000.		
7	00111	DBE	Bus error on data load or store. Usually caused by trying to read or write to an address in the data memory that is restricted or non-existent address such as 0x00000000.		
9	01001	Вр	Breakpoint exception		
10	01010	RI	Reserved instruction exception. An opcode in the machine code was encountered that is not implemented by the datapath. Most likely happens when code was compiled for a newer version of the ISA and is then attempted to be run on an older processor.		
12	01100	0v	Arithmetic overflow exception, Addition or subtraction resulted in overflow for instructions that allow the overflow exception. See the footnotes on the reference guide to figure out which ones can result in an overflow exception		
13	01101	Tr	It's a trap!		

### Cause and Status Registers

### The Status Register

The status register keeps track of the permissions for whether an interrupt is allowed to interrupt the program. There are two types of permissions; global permissions (interrupt Enable) and device permissions (interrupt Mask); I). Interrupt Enable is (i), meltierrupt assel allowed, which devices any interrupt. The interrupt are allowed on natter what. I filtering Enable is I), the interrupt mask closidas which devices any interrupt. The interrupt are allowed in the contract of the cont

Interrupt Mask Interrupt Enable 0 0 1 0 1 1 0 0 1 Terrupt Leads to the status register above would indicate that interrupts are enable to the status register above would indicate that interrupts are enable to the status register above would indicate that interrupts are enable to the status register above would indicate that interrupts are enable to the status register above would indicate that interrupts are enabled.

The Cause Register The cause register indicates the source of an interrupt or an exception (error).

The exception code is a 5-bit unsigned binary code. If the code is 0, then there is not currently an exception. If the code is not 0, then an error has occured. Only one error is allowed to be indicated at a time.

The cause register has 8 pending interrupt bits corresponding to the 8 bit interrupt mask bits in the status register. These bits are flags that indicate whether a source is trying to interrupt: 1 an interrupt is pending, 0 an interrupt is not pending.

Pending Interrupts Exception Code
0 1 0 0 1 0 0 0 0 0 0 0 0
The example cause register above indic
trying to interrupt the program. ates that an exception has not occured (Exception Code == 0) and that two sources are

# Determining whether an interrupt or an exception will

happen next if (exception code != 0)
 handle an exception
else if (interrupt enable == 1)
 if (interrupt mask & pending interrupts != 0)
 handle an interrupt

### Mark as read

