
#### Review Problem 34

What forwarding happens on the following code?



X2 Forwards in sycle 5 X0 Forwards in sycle 4 Don't forward X31!

### Pipelined CPI, cycle time

CPI, assuming compiler can fill 50% of delay slots

1.2	CPI:			
G, W	20%	X_	5.1	Branch
0,1	10%	X	[.0	Store
8.0.3	20%	X	7.5	Load
0.5	50%	) 	1.0	ALU
Cycles * Freq	Type Frequency	Type Cycles	Туре	Instruction Type

Pipelined: cycle time = 1ns.

Delay for 1M instr: 1.2×106×108+4×5

Single cycle: CPI = 1.0, cycle time = 4.5ns.

Delay for 1M instr:

## Pipelined CPU Summary

Inprove cycle time

Concerns:

Structual Hazards

Control Hazards


Park Hazards

# Memory Hierarchy: Caches, Virtual Memory

Readings: 5.1-5.4, 5.8

Big memories are slow

Fast memories are small



Need to get fast, big memories

#### Random Access Memory

Dynamic Random Access Memory (DRAM)

High density, low power, cheap, but slow

Dynamic since data must be "refreshed" regularly

Random Access since arbitrary memory locations can be read

Static Random Access Memory

Low density, high power, expensive

Static since data held as long as power is on

Fast access time, often 2 to 10 times faster than DRAM

Disk	DRAM	SRAM	Technology
10K - 10M cycles	100 cycles	1-7 cycles	Access Time
×	200x	10,000x	Cost/Capacity

