Review Problem 6

* Register X0 has the address of a 3 integer array. Set X15 to 1 if the array is sorted (smallest to

ADD = x15, x31,#1 B.GT WUSORTED CMP x2, x3 B.GET UNSORTED 1 Due 1 Dur x3, [x0, #16] L Dup ADD CMP X1, XZ largest), 0 otherwise.
x15, x31, x31
x1, (x), #0J x2, [x0, #8] 1/ set to 1 - sortel 1 gray [2] // array [1] Minitalize to O

WYSORTAP:

Labels

Labels specify the address of the corresponding instruction Programmer doesn't have to count line numbers

Insertion of instructions doesn't require changing entire code

```
Notes:
                             -4 -1 CMP X2, X0
-3 O B.GE EXD +4
-2 +1 ADD X1, X1, X2
-1 +2 ADDI X2, X2, #1
O +3 B TOP -4
      1+ 1+
                                                                                                                      -3 ADD X1, X31, X31
-2 ADD X2, X31, X31
                        END:
                                                                                                                                                  // X0 = N, X1 = sum, X2 = I
                                                                                                                        // sum = 0
                                      next iteration
                                                                                             Check I vs
                                                    H
++
                                                                             end when ! (I<N)
                                                                 sum += I
```

Branches are PC-relative

PC = PC + 4*(BranchOffset)

BranchOffset positive -> branch downward. Negative -> branch upward.

Labels Example


Nonelly: PC=PC+4

Compute the value of the labels in the code below. Branches: PC = PC + 4*(BranchOffset)

```
// Program starts at address 100
LDUR X0, [X31, #100]

LOOP:
LDURB X1, [X0, #0]
CBZ X1, END +9
CMPI X1, #97
B.LT NEXT + 5
CMPI X1, #122
B.GT NEXT + 3
SUBI X1, X1, #32
STURB X1, [X0, #0]
NEXT:
ADDI X0, X0, 1
B LOOP - 9
END:
```

Instruction Types



Instruction Formats	
All instructions encoded in	All instructions encoded in 32 bits (operation + operands/immediates)
Branch (B-Type) 31 30 29 28 27 26 25 24 23 22 21	Branch (B-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Opcode	BrAddr26
Conditional Branch (CB-T) 31 30 29 28 27 26 25 24 23 22 21	Conditional Branch (CB-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Opcode	CondAddr19 Rd
Register (R-Type) 31 30 29 28 27 26 25 24 23 22 21	ster (R-Type) Instr[31:21] = 450-458, 4D6-558, 650-658, 69A-758
Opcode Opcode	Rm SHAMT Rn Rd
Immediate (I-Type) 31 30 29 28 27 26 25 24 23 22 21	ediate (I-Type) Instr[31:21] = 488-491, 588-591, 688-691, 788-791
Opcode	ALU_Imm12 Rn Rd
Memory (D-Type) 31 30 29 28 27 26 25 24 23 22 21	lory (D-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Opcode	DT_Address9 00 Rn Rd

B-Type

Used for unconditional branches

0x05: B

B
$$-3$$
 // PC = PC + $4*-3$

B: 0516

CB-Type

Used for conditional branches

Opcode CondAddr19 Rd

Reg or Cond. Code

0x54: 0xB4: 0xB5: CBZ B.cond

CBNZ

Condition Codes

0x00: 0x01: 0x0A: 0x0B: 0x0C: 0x0D: EQ

马马岛岛

 \bigcirc \bigcirc

// if(X12==0) PC = PC + 4*-3

(BZ 84

メン

B.LT -5

// if (lessThan) PC = PC + 4*-5

W 45

80 17°

R-Type

Used for 3 register ALU operations and shift

	Di CII A III	70		Shift amount		Opcode
--	--------------	----	--	--------------	--	--------

0x458: 0x450: ADD AND

0x4D6: SDIV, shamt=02

0x4D8: 0x550: 0x558: MUL, shamt=1F

ADDS ORR

0x650: EOR

0x69A: 0x658: LSR SUB

ADD 458

0x6B0: 0x69B: LSI

BR, rest all 0's but Rd

LSL

X10, X4, #6

SUBS ANDS

ADD

(0 for shift) (0 for non-shift)

X3, X5, X6

// X3 = X5 + X6

// X10 = X4 << 6

LSL = 69B



9年



I-Type

Used for 2 register & 1 constant ALU operations

0x2C4: SUBIS 0x2C8: ANDIS

ADDI

244

#35

X

XX

Used for memory accesses



0x1C0: STURB

0x1C2: LDURB 0x7C0: STUR 0x7C2: LDUR

LDUR

Address Constant

Address Reg Target Reg

COUR VCZ

上で

XX