Operating System Concepts

Lecture 17: Hardware Support for Synchronization

Omid Ardakanian oardakan@ualberta.ca
University of Alberta

Today's class

- Solutions for the mutual exclusion problem
 - Dekker's algorithm
 - Peterson's algorithm
- Hardware support for synchronization

Third attempt

Thread A

```
note[0] = 1;
if(note[1] == 0) {
   if(milk == 0) {
     buy_milk();
   }
}
note[0] = 0;
```

```
note[1] = 1;
while(note[0] == 1) {
   ; // spin
}
if(milk == 0) {
   buy_milk();
}
note[1] = 0;
```

Correctness

Thread A

```
note[0] = 1;
  if(milk == 0) {
    buy milk();
note[0] = 0;
```

```
note[1] = 1;
X:if(note[1] == 0) { Y:while(note[0] == 1) {}
                           ; // spin
                         if(milk == 0) {
                           buy milk();
                         note[1] = 0;
```

- At point X either there is a note left by Thread B or not
 - if there is a note, then B is either checking the amount of milk and buying more if needed, or is waiting for A to remove the note. So in both cases, A must remove its note ASAP
 - if not, B has either bought milk or hasn't started yet. In both cases, A can safely check if there's enough milk in the fridge and buy if needed

Correctness

Thread A

```
note[0] = 1;
  if(milk == 0) {
    buy milk();
note[0] = 0;
```

```
note[1] = 1;
X:if(note[1] == 0) { Y:while(note[0] == 1) {}
                           ; // spin
                         if(milk == 0) {
                           buy milk();
                         note[1] = 0;
```

- At point Y either there is a note left by Thread A or not
 - if there is a note, then A must be checking B's note or buying milk as needed. So B has to wait until there is no longer a note left by A; Once this happens, B either finds milk that A bought or buys milk if needed
 - if not, it is safe for B to buy milk if needed since A has not yet started or has quit

Is this a good solution though?

Relies on load and store operations being atomic



- It's too complicated it was hard to convince ourselves that this solution actually works
- It's asymmetrical operations executed by Threads A and B are different
 - adding more threads would require different code for each new thread and modifications to existing threads
- It requires busy waiting Thread B is consuming CPU resources despite the fact that it is not doing any useful work

A better solution: Dekker's algorithm

Thread A

```
lock[0] = 1;
                                 lock[1] = 1;
                                 while(lock[0] == 1) {
while(lock[1] == 1) {
  if(turn != 0) {
                                   if(turn != 1) {
   while(turn != 1)
     ; // spin
                                      ; // spin
   lock[0] = 1;
                                    lock[1] = 1;
                                 <critical section>
<critical section>
                                 turn = 0; // allow A to take a turn
turn = 1; // allow B to take a turn
                                 lock[1] = 0;
lock[0] = 0;
                  if(milk == 0)
                    buy milk();
```

- Uses an extra variable that indicates whose turn it is to enter the critical section
- No hardware support is required

A better solution: Peterson's algorithm

Thread A

- Simplifies Dekker's algorithm
 - the lock array is used to indicate that a thread is ready to enter the CS
 - the turn variable is used to indicate whose turn it is to enter the CS
- Thread i enters CS only if: either lock[j] = false or turn = i

Peterson's algorithm

Thread A

```
lock[0] = 1;
turn = 1; // give B a turn
while(lock[1] == 1 && turn != 0)

lock[1] = 1;
turn = 0; // give A a turn
while(lock[0] == 1 && turn != 1)
; // spin

<critical section>
lock[0] = 0;


<critical section>
lock[1] = 0;
```

Why does it work?

The following two boolean expressions cannot be true at the same time

```
exp0 := (\neg lock[0] \lor (lock[0] \land turn == 1)) \land lock[1]
exp1 := (\neg lock[1] \lor (lock[1] \land turn == 0)) \land lock[0]
exp0 \land exp1 = false
```

 Thus, mutual exclusion is guaranteed if the invariant holds before entering the critical section



Correctness conditions in general

Mutual Exclusion (safety)

 if a thread is executing in its critical section, then no other thread can be executing in their critical section

Progress (liveness)

- if no thread is executing in its critical section and there exist some threads that wish to enter their critical section, then the selection of the threads that will enter the critical section next cannot be postponed indefinitely

Bounded Waiting

- there exists a bound on the number of times that other threads are allowed to enter their critical sections after a thread has made a request to enter its critical section and before that request is granted
 - assuming that each thread executes at a nonzero speed
 - no assumption is made about the relative speed of threads

Implementing critical sections in software is hard


- Peterson's algorithm is correct and the solution is symmetric
 - but it is limited to two threads
 - requires busy waiting
 - is not guaranteed to work on modern system!
 - processors and/or compilers may reorder operations that have no apparent dependency

Thread A

while(!flag) x = 100 ; flag = false print x

Implementing critical sections in software is hard

- Peterson's algorithm is correct and the solution is symmetric
 - but it is limited to two threads
 - requires busy waiting
 - is not guaranteed to work on modern systems!
 - processors and/or compilers may reorder operations that have no apparent dependency
- This would allow both threads to be in their critical section at the same time!



Software-based solutions are not enough

- How to do better?
 - we can rely on hardware to make synchronization faster (i.e. eliminate busy waiting)
 - we can use higher-level programming abstractions to simplify concurrent programming
- A program with many threads can still have poor performance
 - lock contention: only one thread at a time can hold a given lock
 - how to address it? use fine-grained locking, i.e., partition the shared object into segments, each protected by a lock

Hardware support

- Many systems provide hardware support for implementing the critical section code
- On uniprocessor systems, we could disable interrupts
 - no preemption when running a critical section
- We will look at three forms of hardware support
 - memory barriers: force all load and store operations before the barrier to complete before it returns
 - addresses the reordering problem: op1; memory barrier; op2;
 - forces any change in memory to be propagated (made visible) to all other processors
 - atomic (uninterruptible) hardware instructions
 - atomic variables: providing atomic updates on basic data types such as integers and booleans
 - usually implemented using atomic hardware instructions

Synchronization by disabling interrupts

- Two ways for the CPU scheduler to get control:
 - internal events: the thread does something to relinquish control (e.g., I/O)
 - external events: interrupts (e.g., timer interrupt) cause the scheduler to take control away from the running thread
- On uniprocessor systems, we can prevent the scheduler from getting control as follows
 - internal events: prevent these by not requesting any I/O operations during a critical section
 - external events: prevent these by disabling interrupts (i.e., tell the hardware to delay handling any external events until after the thread is finished with the critical section)

Synchronization by atomic instructions

- Read-modify-write instructions: <u>atomically</u> read a value from memory into a register and write a new value into it (the new value can be a function of the value read or independent of it)
 - straightforward to implement on a uniprocessor: simply by adding a new instruction
 - on a multiprocessor, the processor issuing the instruction must be able to invalidate any copies the other processes may have in their cache
 - the multiprocessor system must support some type of cache coherence
 - keeping track of all copies, invalidating all copies on a write miss, reading the latest copy on a read miss
- Multiprocessor cache coherence
 - Thread A modifies data inside a critical section and releases lock;
 Thread B acquires lock and reads data
 - no problem if all accesses go to main memory
 - but what if new data is cached at processor A or old data is cached at processor B?

Examples of read-modify-write instructions

- test_and_set: read a value, write '1' back to memory
 - BTS instruction in Intel x86
- exchange: swaps between register and memory
 - XCHG instruction in Intel x86
- compare_and_swap: read value, if value matches register r1 value, then exchange it with register r2 value
 - CAS and CAS2 instructions in Motorola 68k
 - CMPXCHG in Intel x86 (with the LOCK prefix)

Test_and_set instruction

```
boolean test_and_set(boolean *target) {
    boolean rv = *target;
    *target = true;
    return rv:
}
```

- Return the original value of the passed parameter
- Set the new value of the passed parameter to true

test_and_set can be used to implement a spinlock

```
while (true) {
    while (test_and_set(&lock))
    ; /* enter */


    /* critical section */
    lock = false;
}
enter critical section only if the
    previous value of lock was 0
```

Compare_and_swap instruction

```
int compare_and_swap(int *value, int expected, int new_value) {
   int temp = *value;
   if (*value == expected)
        *value = new_value;
   return temp;
}
```

- Operate on a memory word
- Check that the value of the memory word hasn't changed from what you expect (*value == expected)
 - if it has not changed, set the memory word to a new value (new_value); swapping takes place only under this condition
- Return the original value of the passed parameter value

Critical section solution using compare_and_swap



Problem with the previous solution?

From the three correctness properties, it doesn't have bounded waiting - a thread can lose arbitrarily many times

idea: a thread can give the next thread a turn after exiting the CS

```
at least one of the two conditions
while (true) {
                                         must hold for entering the CS:
   waiting[i] = true;
   key = 1;

→ 1. lock is obtained by Thread i

   while (waiting[i] && key == 1) 
                                         2. waiting[i] is false
      key = compare and swap(&lock,0,1);
   waiting[i] = false;
   /* critical section */
                         n is the number of threads
   j = (i + 1) % n; -
   while ((j != i) && !waiting[j]) → break the loop if
                                         j==i or waiting[j]=true
      j = (j + 1) % n;
   if (j == i)
      lock = 0;
                              let Thread j execute the CS if j!=i
   else —
                              in this case lock shouldn't be released
      waiting[j] = false;
                              because it's held by Thread j
```

Atomic variables using compare_and_swap

 increment() is an atomic function which can be implemented using compare and swap

```
void increment(atomic_int *v) {
  int temp;
  do {
    temp = *v;
  } while(temp != (compare_and_swap(v, temp, temp+1));
}
```

- C++ has atomic class template defined in <atomic>
 - defines type aliases for fundamental integral types (int, long, bool, ...)
 - provides operations for all atomic types (e.g., load, store, exchange, compare_exchange, add, subtract, and, or, xor)