
Review Problem 31

restile

* Whatiregisters are being read and written in the 5th cycle of a pipelined CPU running this code?



Writing XI

Keeding XII, XI Z

The Stages of Conditional Branch


Ifetch: Fetch the instruction from the Instruction Memory

Reg/Dec: Register Fetch and Instruction Decode, compute branch target

Exec: Test condition & update the PC


Mem: NOOP

Wr: NOOP




Control Hazard

Branch updates the PC at the end of the Exec stage.




When can we compute the CBZ condition? When can we compute branch target address?




Control Hazard 2

Branch updates the PC at the end of the Reg/Dec stage.



Solution #1: Stall


Delay loading next instruction, load no-op instead



CPI if all other instructions take 1 cycle, and branches are 20% of instructions?

Solution #2: Branch Prediction

Guess all branches not taken, squash if wrong



CPI if 50% of branches actually not taken, and branch frequency 20%?

$$CPI = 80\% \times 1 + 20\% (50\% \times 1 + 50\% (2))$$

= 0.8 + 0.2 (1.5) = 0.8 + 0.3 = 1.1