


Review Problem 21

* Immediate vals for some instructions are signextended, while others are not. Build a 16bit to 64bit sign-extend unit that can handle both.



Datapath + Store






Branch RTL


Branch Instruction: B BrAddr26

Fush = MEMTPC];

PC = PC + Sign Extra (BrAdd 26) << 2;



Datapath + Branch



Conditional Branch RTL

PC = PC+4;

Conditional Branch Instruction: CBZ Rd, CondAddr19


Tught = Men [PC];


Cond = (Reg[Pd] = = 0);

if (cond)

PC = PC + Sign Extend (CondAddr19) <<>;

else





Control

Identify control points for pieces of datapath

Instruction Fetch Unit

ALU

Memories

Datapath muxes

Etc.

Use RTL for determine per-instruction control assignments

Total:21)

Control

TALUSC

ALUSC

ALUSP

Complete Datapath

