




Review Problem 21

- ❖ Immediate vals for some instructions are sign-extended, while others are not. Build a 16bit to 64bit sign-extend unit that can handle both.



Datapath + Store

$Addr = Reg[Rd] + SE(DAddr9);$
 $Mem[Addr] = Reg[Rn];$




Branch RTL

Branch Instruction: B BrAddr26

$PC = PC + MEM[PC];$



$PC = PC + \text{Sign Extend}(\text{BrAddr26}) \ll 2;$



Datapath + Branch

$PC_{next} = PC + SE[PC[26]]$

$PC = PC + SE(R_A[26]) \ll 2$



Conditional Branch RTL

Conditional Branch Instruction: CBZ Rd, CondAddr19

$Inst = Mem[PC];$


$Cond = (Reg[Rd] == 0);$

if (Cond)

$PC = PC + SignExtend(CondAddr19) \ll 2;$

else

$PC = PC + 4;$



Datapath + Conditional Branch

$Cond = (Reg[Rd] == 0)$



if($Cond$)

$PC = PC + SE(CondAddr, 19) \ll 2;$

else

$PC = PC + 4;$

Uncond Br



Control

Identify control points for pieces of datapath

Instruction Fetch Unit


ALU

Memories

Datapath muxes

Etc.

Use RTL for determine per-instruction control assignments



Complete Datapath

