## Review Problem 6

\* Register X0 has the address of a 3 integer array. Set X15 to 1 if the array is sorted (smallest to largest), 0 otherwise.

### Labels

Labels specify the address of the corresponding instruction

Programmer doesn't have to count line numbers

Insertion of instructions doesn't require changing entire code

```
// X0 = N, X1 = sum, X2 = I

-6 -3 ADD X1, X31, X31  // sum = 0

-5 -2 ADD X2, X31, X31  // I = 0

TOP:

-4 -1 CMP X2, X0  // Check I vs N

-3 O B.GE END +4  // end when ! (I<N)

-2 +1 ADD X1, X1, X2  // sum += I

-1 +2 ADDI X2, X2, #1  // I++

O +3 B TOP -4  // next iteration

END:

+1 +4
```

Notes:

Branches are PC-relative

$$PC = PC + 4*(BranchOffset)$$

BranchOffset positive -> branch downward. Negative -> branch upward.

# Labels Example


Normally: PC = PC+4

Compute the value of the labels in the code below.

Branches: PC = PC + 4\*(BranchOffset)

```
// Program starts at address 100
   LDUR X0, [X31, #100]
LOOP:
   LDURB X1, [X0, #0]
       X1, END +9
   CBZ
   CMPI X1, #97
   B.LT NEXT + 5
   CMPI
   B.GT NEXT +3
         X1, X1, #32
   SUBI
   STURB X1, [X0, #0]
NEXT:
   ADDI X0, X0, 1
   B
END:
```

## **Instruction Types**




### **Instruction Formats**


All instructions encoded in 32 bits (operation + operands/immediates) Instr[31:21] = 0A0-0BFBranch (B-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 BrAddr26 Opcode Instr[31:21] = 2A0-2A7, 5A0-5AFConditional Branch (CB-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 CondAddr19 Rd Opcode Instr[31:21] = 450-458, 4D6-558, 650-658, 69A-758 Register (R-Type) 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 **SHAMT** Rd Rn Rm Opcode Instr[31:21] = 488-491, 588-591, 688-691, 788-791 Immediate (I-Type) 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 ALU Imm12 Rn Rd Opcode Instr[31:21] = 1C0-1C2, 7C0-7C2Memory (D-Type) 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 Rd Rn DT Address9 00 Opcode

## **B-Type**

### Used for unconditional branches




0x05: B




## **CB-Type**

#### Used for conditional branches




### R-Type

### Used for 3 register ALU operations and shift



## I-Type

### Used for 2 register & 1 constant ALU operations



## **D-Type**

### Used for memory accesses

