Assembly Language

Readings: 2.1-2.7, 2.9-2.10, 2.14

Green reference card

Assembly language

Simple, regular instructions – building blocks of C, Java & other languages Typically one-to-one mapping to machine language

Our goal

Understand the basics of assembly language

Help figure out what the processor needs to be able to do

Not our goal to teach complete assembly/machine language programming

Floating point

Procedure calls

Stacks & local variables

Aside: C/C++ Primer

```
* /
struct coord { int x, y; }; /* Declares a type
struct coord start;
                           /* Object with two slots, x and y
                                                                * /
                            /* For objects "." accesses a slot */
start.x = 1;
                            /* "*" is a pointer to objects
                                                                * /
struct coord *myLoc;
                            /* "&" returns thing's location
                                                                * /
myLoc = &start;
                            /* "->" is "*" plus "."
                                                                * /
myLoc->y = 2;
                                   X
                            /* 8 ints, from 0..7 */
int scores[8];
                            /* Access locations in array */
scores[1]=5;
int *index = scores;
                            /* Points to scores[0] */
                            /* Next scores location */
index++;
                            /* "*" works in arays as well */
(*index)++;
index = &(scores[3]);
                           /* Points to scores[3] */
*index = 9;
```

14

6

ARM Assembly Language

The basic instructions have four components:

Operator name

Destination

1st operand


2nd operand

Simple format: easy to implement in hardware

More complex: A = B + C + D - E

Operands & Storage

For speed, CPU has 32 general-purpose registers for storing most operands For capacity, computer has large memory (multi-GB)



Load/store operation moves information between registers and main memory All other operations work on registers

Registers

32x 64-bit registers for operands

Register	Function	Comment		
X0-X7	Function arguments/Results			
X8	Result, if a pointer			
X9-X15	Volatile Temporaries	Not saved on call		
X16-X17	Linker scratch registers	Don't use them		
X18	Platform register	Don't use this		
X19-X27	Temporaries (saved across calls)	Saved on call		
X28	Stack Pointer			
X29	Frame Pointer			
X30	Return Address			
X31	Always 0	No-op on write		

Basic Operations

Immediate

(Note: just subset of all instructions)

Mathematic: ADD, SUB, MUL, SDIV

Immediate (second input a constant)

ADD X0, X1, X2 // X0 = X1+X2

ADDI X0, X1, #100 // X0 = X1+100

Logical: AND, ORR, EOR

AND X0, X1, X2 // X0 = X1&X2

ANDI X0, X1, #7 // X0 = X1&b0111

Shift: left & right logical (LSL, LSR) LSL X0, X1, #4 // X0 = X1<<4

Example: Take bits 6-4 of X0 and make them bits 2-0 of X1, zeros otherwise:

Memory Organization

Viewed as a large, single-dimension array, with an address.

A memory address is an index into the array

"Byte addressing" means that the index points to a byte of memory.

0	8 bits of data
1	8 bits of data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data

...

Memory Organization (cont.)

Bytes are nice, but most data items use larger units.

Double-word = 64 bits = 8 bytes

Word = 32 bits = 4 bytes

0	64 bits of data
8	64 bits of data
16	64 bits of data
24	64 bits of data

Registers hold 64 bits of data


2⁶⁴ bytes with byte addresses from 0 to 2⁶⁴-1

261 double-words with byte addresses 0, 8, 16, ... 264-8

Double-words and words are aligned

i.e., what are the least 3 significant bits of a double-word address?

Addressing Objects: Endian and Alignment



Big Endian: address of most significant byte = doubleword address Motorola 68k, MIPS, IBM 360/370, Xilinx Microblaze, Sparc

Little Endian: address of least significant byte = doubleword address Intel x86, DEC Vax, Altera Nios II, Z80


ARM: can do either – this class assumes Little-Endian.

Data Storage

Characters: 8 bits (byte) Integers: 64 bits (D-word) 0x1000 0x1010 0x1020 Array: Sequence of locations 0x1001 0x1011 0x1021 Pointer: Address (64 bits) 0x10120x1002 0x1022 0x1003 0x1013 0x1023 0x10040x10140x10240x1005 0x1015 0x1025 // G = ASCII 71: 0x47 0x1006 0x1016 0x1026char a = 'G';0x10070x1017 0x1027 int x = 258; // 0x1020x1018 0x1008 0x1028 char *b; int *y; 0x1019 0x10090x1029b = new char[4];0x100A 0x101A 0x102A = new int[10]; 0x101B0x100B0x102B0x101C 0x102C 0x100C 0x100D 0x101D 0x102D 0x100E 0x101E 0x102E 0x100F 0x101F 0x102F

Loads & Stores

Loads & Stores move data between memory and registers
All operations on registers, but too small to hold all data



Note: LDURB & STURB load & store bytes

Addressing Example

The address of the start of a character array is stored in X0. Write assembly to load the following <u>characters</u>

$$X2 = Array[0]$$

$$X3 = Array[1]$$


$$X4 = Array[2]$$

X5 = Array[k] // Assume the value of k is in X1

Array Example

/* Swap the kth and (k+1)th element of an array */ **Memory** swap(int v[], int k)**GPRs** 1000 | 0A12170D34BC2DE1 int temp = v[k]; Load v[k] = v[k+1];X0: 928 1008 | 11111111111111111111 v[k+1] = temp;X1: 10 1016 00000000000000000 X2: 1024 OF0F0F0F0F0F0F0F X3: 1032 FFFFFFFFFFFFFFF Store // Assume v in X0, k in X1 1040 FFFFFFFFFFFFFFF X4:

Execution Cycle Example



Flags/Condition Codes

Flag register holds information about result of recent math operation

Negative: was result a negative number?

Zero: was result 0?

Overflow: was result magnitude too big to fit into 64-bit register?

Carry: was the carry-out true?

Operations that set the flag register contents:

ADDS, ADDIS, ANDS, ANDIS, SUBS, SUBIS, some floating point.

Most commonly used are subtracts, so we have a synonym: CMP

CMP X0, X1 same as SUBS X31, X0, X1

CMPI X0, #15 same as SUBIS X31, X0, #15

Control Flow

```
Unconditional Branch – GOTO different next instruction
   B START
                        // go to instruction labeled with "START" label
                        // go to address in X30: PC = value of X30
   BR X30
Conditional Branches – GOTO different next instruction if condition is true
   1 register: CBZ (==0), CBNZ (!= 0)
        CBZ X0, FOO // if X0 == 0 GOTO FOO: PC = Address of instr w/FOO label
   2 register: B.LT (<), B.LE(<=), B.GE (>=), B.GT(>), B.EQ(==), B.NE(!=)
        first compare (CMP X0, X1, CMPI X0, #12), then b.cond instruction
        CMP X0, X1
                  // compare X0 with X1 - same as SUBS X31, X0, X1
        B.EO FOO
                        // if X0 == X1 GOTO FOO: PC = Address of instr w/FOO label
                     // X0 = a, X1 = b, X2 = c
if (a == b)
                          CMP X0, X1 // set flags
  a = a + 3;
                          B.NE ELSEIF
                                              // branch if a!=b
else
                        ADDI X0, X0, \#3 // a = a + 3
                                                // avoid else
                          B DONE
  b = b + 7;
                     ELSEIF:
c = a + b;
                           ADDI X1, X1, \#7 // b = b + 7
                     DONE:
                          ADD X2, X0, X1 // c = a + b
```

Loop Example

Compute the sum of the values 0...N-1

String toUpper

Convert a string to all upper case

Machine Language vs. Assembly Language

Assembly Language

mnemonics for easy reading

labels instead of fixed addresses

Easier for programmers

Almost 1-to-1 with machine language

Machine language

Completely numeric representation format CPU actually uses

SWAP:

```
LSL
       X9, X1, #3
                                                    11010011011 00000 000011 00001 01001
ADD
       X9, X0, X9
                     // Compute address of v[k]
                                                    10001011000 01001 000000 00000 01001
                                                    11111000010 000000000 00 01001 01010
LDUR X10, [X9, #0]
                     // get v[k]
                                                    11111000010 000001000 00 01001 01011
LDUR X11, [X9, #8]
                     // get v[k+1]
STUR X11, [X9, #0]
                     // save new value to v[k]
                                                    11111000000 000000000 00 01001 01011
STUR X10, [X9, \#8] // save new value to v[k+1]
                                                    11111000000 000001000 00 01001 01010
                     // return from subroutine
BR
       X30
                                                    11010110000 00000 000000 00000 11110
```

Labels

Labels specify the address of the corresponding instruction

Programmer doesn't have to count line numbers

Insertion of instructions doesn't require changing entire code

Notes:

Branches are PC-relative

$$PC = PC + 4*(BranchOffset)$$

BranchOffset positive -> branch downward. Negative -> branch upward.

Labels Example

Compute the value of the labels in the code below.

Branches: PC = PC + 4*(BranchOffset)

```
// Program starts at address 100
   LDUR X0, [X31, #100]
LOOP:
   LDURB X1, [X0, #0]
   CBZ X1, END
   CMPI X1, #97
   B.LT NEXT
   CMPI X1, #122
   B.GT NEXT
   SUBI X1, X1, #32
   STURB X1, [X0, #0]
NEXT:
   ADDI X0, X0, 1
          LOOP
   В
END:
```

Instruction Types

Can group instructions by # of operands 3-register

2-register

1-register

0-register

ADD X0, X1, X2
ADDI X0, X1, #100
AND X0, X1, X2
ANDI X0, X1, #7
LSL X0, X1, #4
LSR X0, X1, #2
LDUR X0, [X1, #14]
LDURB X0, [X1, #14]
STUR X0, [X1, #14]
STURB X0, [X1, #14]
B START
BR X30
CBZ X0, FOO


B.EQ DEST

Instruction Formats


All instructions encoded in 32 bits (operation + operands/immediates) Instr[31:21] = 0A0-0BFBranch (B-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 BrAddr26 Opcode Conditional Branch (CB-Type) Instr[31:21] = 2A0-2A7, 5A0-5AF31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 CondAddr19 Rd Opcode Instr[31:21] = 450-458, 4D6-558, 650-658, 69A-758 Register (R-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 **SHAMT** Rn Opcode Rm Rd Instr[31:21] = 488-491, 588-591, 688-691, 788-791 Immediate (I-Type) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 ALU Imm12 Rd Opcode Rn Instr[31:21] = 1C0-1C2, 7C0-7C2Memory (D-Type) 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 DT Address9 00 Rn Opcode Rd

B-Type

Used for unconditional branches




0x05: B



CB-Type

Used for conditional branches




R-Type

Used for 3 register ALU operations and shift

31 30 29 28 27 26 25 24 23 22 21 Opcode	20 19 18 17 16 Rm	15 14 13 12 11 10 SHAMT	09 08 07 06 05 Rn	04 03 02 01 00 Rd		
0x450: AND 0x458: ADD	Op2 (0 for shift)	Shift amount (0 for non-shift)	Op1	Dest		
0x4D6: SDIV, shamt=02 0x4D8: MUL, shamt=1F	ADD	x3, x5, x6	// >	x3 = x5+x6		
0x550: ORR	31 30 29 28 2	7 26 25 24 23 22 2	1 20 19 18 17 1	6 15 14 13 12 11	10 09 08 07 06 05	5 04 03 02 01 00
0x558: ADDS						
0x650: EOR						
0x658: SUB				•	•	
0x69A: LSR						
0x69B: LSL						
0x6B0: BR, rest all 0's but Rd	LSL	X10, X4, #6	// >	X10 = X4 << 6		
0x750: ANDS		7 26 25 24 23 22 2				5 04 03 02 01 00
0x758: SUBS		11111		T ' ' ' '		


I-Type

Used for 2 register & 1 constant ALU operations




D-Type

Used for memory accesses



Conversion example

Compute the sum of the values 0...N-1



Assembly & Machine Language

Assembly

Machine Language