



Review Problem 21

- ❖ Immediate vals for some instructions are sign-extended, while others are not. Build a 16bit to 64bit sign-extend unit that can handle both.



Datapath + Store

$Addr = Reg[Rn] + SE(DAddr9);$
 $Mem[Addr] = Reg[Rd];$




Branch RTL

Branch Instruction: B BrAddr26


$Inst_r = MEM[PC];$

$PC = PC + SignExt^{10}(BrAddr26) \ll 2;$



Datapath + Branch

$I_{inst} = MEM[PC];$
 $PC = PC + SE(BrAddr26) \ll 2$



Conditional Branch RTL

Conditional Branch Instruction: CBZ Rd, CondAddr19

$Instr = Mem[PC];$


$Cond = (Reg[Rd] == 0);$

if (cond)

$PC = PC + Sign\ Extend(CondAddr19) \ll 2;$


else

$PC = PC + 4;$



Datapath + Conditional Branch

$Cond = (Reg[Rd] == 0)$
 if(Cond)
 $PC = PC + SE(CondAddr19) \ll 2;$
 else
 $PC = PC + 4;$



Control

Identify control points for pieces of datapath

- Instruction Fetch Unit


- ALU

- Memories

- Datapath muxes

- Etc.

Use RTL for determine per-instruction control assignments



Complete Datapath

