

EAST WEST UNIVERSITY

Department of Computer Science and Engineering B.Sc. in Computer Science and Engineering Program

Final Examination, Summer 2024

Course:

CSE360 - Computer Architecture, Section I

Instructor:

Md. Nawab Yousuf All, PhD, Professor, CSE Department

Full Marks

40

Time:

1 Hour 30 Minutes

Note: There are EIGHT questions, answer ALL of them. Course Outcome (CO), Cognitive Levels and Mark of each question are mentioned at the right margin

Consider a magnetic disk drive with 6 platters. The upper surface of each platter H A F2 . 6 3. contains 2048 tracks and lower surface of each platter contains 512 tracks, 128 Mark 2 : 11 sectors per track. Sector size is 8 KB. The average seeking time is 6.5 ms, the track to-track access time is 3.5 ms, and the drive rotates at 12000 RPM

a) What is the capacity of the disk drive?

b) What is the average access time?

(CO2, C3, Convert the infix expression, (A+B) *C-(D-E) *((F+G))/H to the postfix notation 2. Mark: 51 using Dijkstra's algorithm. Show the sequence of the steps in the stack

- (co), c). 3. Convert the postfix expression ABC*EF-/* the infix notation. Show the sequence of Mark: 51 steps of conversion.
- LCO3, C2. Analyze and compare zero-, one-, two-, and three- address machines by writing 4. Mark: 51 programs to compute the following expression for each of the four machines.

 $X = (A + \frac{B}{C} - D)/(E - F \cdot G)$

The instructions available for use are as follows

0 Address	1 Address	2 Address) Address
PUSH M	LOAD M	MOV (X⊷Y)	MOVE (X←Y)
POP M ADD	STORE M ADD M	ADD(X←X+Y) SUB (X←X-Y)	ADD(X←Y+Z) SUB(X←Y-Z)
SUB	SUB M	MUL (X←X *Y)	MUL(X←Y*Z)
MUL	MUL M	$DIV(X \leftarrow X/Y)$	$DIV(X \leftarrow Y/Z)$
DIV	DIV M		

Compute the following expression using stack. 5.

(A*B-C) - (D + E) + F*G - H

LCO3.

A non-pipelined processor has a clock rate of 3.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. 6. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. What is the MIPS rate for each processor?

LCO4, C Mark:

Consider a 16-bit processor in which the following appears in main memory, mining. (COLC): Mark Si at location 243:

354	Load to AC	Mode
355	8XY	
356	Next instruction	

The first part of the first word indicates that this instruction loads a value into at accumulator. The Mode field specifies an addressing mode and, if appropriate indicates a source register, assume that when used, the source register is \$1, which has a value of 387. There is also a base register that contains the value 238. The value of 7XY in location 244 may be part of the address calculation. Assume that location 535 contains the value 809, location 536 ocerains the value 810, and uson Determine the effective addresses and the operands to be loaded for the following addressing modes.

- Direct
- Indirect b.
- PC relative
- Displacement

[NB: XY is the last two digits of your ID, e.g., if your ID is 2021—49-495, then the

Consider a four-stage pipeline processor. The number of cycles needed by the four instructions number to 12 instructions namely II, I2, I3, and I4 for the stages \$1, \$2, and \$4 are given in the table below. Show the first of the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$2, \$3, \$3, and \$4 are given in the stages \$1, \$2, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, and \$4 are given in the stages \$1, \$3, table below. Show the diagram of instructions executions and calculate the comber of value of X is 9 and Y is 2] cycles needed to execute the instructions. 8

execute the man	2 51 1
<u>SI</u>	2 2 3
12 2	2 2
13 1	13

A O	Buestion	EA	operand
a	Direct	8-19	1876
Ь	indirect	1876	29 33
C	pe relative	1175	2232
d	displacement,	わるス	2114
0	Reg indiract	387	1444

- 6 10 THE O'B

- 9 mg

mon pipeline, clock reate = 3.56Hz

CPI = 4

Pipeline (5 stage), clock reate = 26Hz

MIPS (non pipeline) = clock reate

= 3.5 x 10³ MHz

= 875 MIPS A

AND MHZ = 2000 A

3) no of platters = 6 platters in upper parct: 2048 treachs lowers . " = 1513 sectors of perc treachs = 128 Sectore 5120 = 8KB = 8×1004 avg seek time = 6.50 ms track - to - track access time = 3.5 ms disk restation= 12000 RPM · tracks per sur face = upper- lower = 2048 - 512 capacity of disk strive sectors per tracks = no of sure face x sectors per track per sure face x no of byte in each sector = GX 1536 X 8X 1024 x 128 33.17 = -72 MD 960