Ant Colony Optimization Scheduling

Jaouaher Belgacem
Department of Electronic Engineering
Hochschule of Hamm-Lippstadt
Lippstadt, Germany
jaouaher.belgacem@stud.hshl.de

***Abstract*—This document is a model and instructions for LaTeX. This and the IEEEtran.cls file define the components of your paper [title, text, heads, etc.]. *CRITICAL: Do Not Use Symbols, Special Characters, Footnotes, or Math in Paper Title or Abstract.**

***Index Terms*—component, formatting, style, styling, insert**

I. Introduction

II. Background

- talk about Hardware software Co Design - Talk about the Scheduling

A. Ant Colony Optimization Algorithm

- talk about the algorithm and explain the different techniques

III. Ant Colony optimization applications

- explain the HLS - talk about the different applications of ACO

-
-
-

A. Conclusion

Acknowledgment

References

References

[1] Dorigo, Marco, Mauro Birattari, and Thomas Stutzle. "Ant colony optimization." IEEE computational intelligence magazine 1.4 (2006): 28-39.

[2] Deng, Wu, Junjie Xu, and Huimin Zhao. "An improved ant colony optimization algorithm based on hybrid strategies for scheduling problem." IEEE access 7 (2019): 20281-20292.

[3] Makhoul, Rim. Deep Reinforcement Learning for Resource Constrained HLS Scheduling. Diss. Lebanese American University, 2022.

[4] Al Bataineh, Ali, Amin Jarrah, and Devinder Kaur. "High-speed FPGA-based of the particle swarm optimization using HLS tool." International Journal of Advanced Computer Science and Applications 10.5 (2019).

[5] Scheuermann, Bernd, et al. "FPGA implementation of population-based ant colony optimization." Applied Soft Computing 4.3 (2004): 303-322.

[6] Ferrandi, Fabrizio, et al. "Ant colony optimization for mapping, scheduling and placing in reconfigurable systems." 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013). IEEE, 2013.

[7] Brian Dalay. Accelerating system performance using sopc builder. In Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No. 03EX748), pages 3–5. IEEE, 2003

[8] Giovanni De Micheli. Synthesis and optimization of digital circuits. Number BOOK. McGraw Hill, 1994.

[9] Shih-An Li, Min-Hao Yang, Chung-Wei Weng, Yi-Hong Chen, Chia-Hung Lo, and Ching-Chang Wong. Ant colony optimization algorithm design and its fpga implementation. In IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS 2012), 2012.

[10] Elie Torbey and John Knight. High-level synthesis of digital circuits using genetic algorithms. In 1998 IEEE International Conference on Evolutionary Computation Proceedings. IEEE World Congress on Computational Intelligence (Cat. No. 98TH8360), pages 224–229. IEEE, 1998

IV. Declaration of Originality

I, Jaouaher Belgacem, herewith declare that I have composed the present paper and work by myself and without the use of any other than the cited sources and aids. Sentences or parts of sentences quoted literally are marked as such; other references with regard to the statement and scope are indicated by full details of the publications concerned. The paper and work in the same or similar form have not been submitted to any examination body and have not been published. This paper was not yet, even in part, used in another examination or as a course performance. I agree that my work may be checked by a plagiarism checker.

2023 Lippstadt - Jaouaher Belgacem