

Drinks Vending Machine

Team 01
07.07.2023

Team members

- Jaouaher Belgacem
- Jasmeet Singh
- Evrard Leuteu Feukeu

Introduction

This project outlines the development of vending machines for drinks with the use of FPGAs (Field-Programmable Gate Arrays) and VHDL (VHSIC Hardware Description Language). A vending machine is a device designed to dispense drinks or other products automatically when users insert coins or tokens into the machine.

FPGAs are integrated circuits that can be programmed after manufacturing to perform a specific function, making them highly customizable. VHDL is a hardware description language used to design digital circuits. Together, FPGAs and VHDL provide a powerful toolset for designing complex digital systems, such as vending machines.

In the case of vending machines for drinks, FPGAs, and VHDL are used to implement the control logic for the machine. This includes tasks such as detecting and verifying the coins or tokens inserted by the user, dispensing the correct drink based on the user's selection, and providing feedback to the user about the status of the machine.

Overall, the flexibility and programmability of FPGAs make them an ideal choice for vending machine design, as they can be tailored to meet the specific requirements of the machine. VHDL is used to describe the behavior of the machine's digital circuits, which can then be implemented in the FPGA.

Concept description

The vending machine concept that we are proposing, consists of inserting specific coins and requesting a drink type, and according to the inserted money, the machine will dispense the requested drink if the balance is enough and will return money in case the inserted money is higher than the drink's price.


The developed concept of the vending machine accepts only two types of coins which are:

- 20 cents
- 1€

Moreover, the machine offers only two types of drinks which are:

- Tea: 40 cents
- Coffee: 60 cents

Therefore, for 1€ inserted coin, the user can choose to have one drink or two (only if the chosen drinks are Tea and Coffee).



Block Diagram of Vending Machine


As shown in the block diagram, the vending machine has three inputs and two outputs which are respectively, €1, 20 cents, drink's choice and it will result in, dispensing of the drinks and returned amount.

It's important to note that the coin reader of the €1 and 20 Cents are separate.

1. Finite State Machine

The proposed finite state machine diagram of our vending machine consists of four different states which are:

- **Idle:** it is the start state of the system, where it is ready to receive money and requests. Besides it could be achieved by inserting €1 or after reaching the amount of 60 cents. Hence the output of this state is a dispense of one or two drinks and it may or may not outcome a returned money as it depends on the requested drinks (Tea + Coffee)
- **20:** in order to reach this state it depends on whether the inserted coin is equal to 20 or not and in this stage there will be no dispense nor a money return possible as the balance is less than the minimum price required (40 cents for Tea).
- **40:** Similar to the previous state, it's fulfilled, once a 20 cent is inserted. However, the only drink that is available for dispense is a Tee with no return. However, in the case of choosing coffee, both outputs will receive 0. If the user did not insert money or choose any drink then it will be redirected to the idle state automatically and the balance will be then donated.
- **60:** if another 20 cents is inserted, the balance will reach 60 cents. Hence, it will return to an idle state automatically if the coffee is chosen. Thus, the machine will dispense coffee and return no money.

**Finite State Machine Diagram**

As a result, we chose to use Mealy FSM as the states depend on the input value.

2. Truth table

The truth table of the Finite state machine will be described as follows:

Current State	euroln	twentyCent	Tea	Coffee	Next state	Dispense	Returned Amount
Idle	0	0	X	X	Idle	0	0
Idle	1	0	1	0	Idle	1	1
Idle	1	0	0	1	Idle	1	1
Idle	1	0	1	1	Idle	1	0
Idle	0	1	X	X	20	0	0
20	0	1	1	0	40	0	0
20	0	1	0	1	40	0	0
20	0	1	1	1	40	0	0
40	0	0	0	0	idle	0	0

40	0	0	1	0	idle	1	0
40	0	1	0	1	60	0	0
60	0	0	0	1	idle	1	0

Project/Team management

As a team, we chose to work with the scrum project management model. As it is easier to break down the life cycle of the project into several iterations. The tasks are gradually assigned to reach the ultimate task of the project. This leads to periodic meetings to check the progress status of the tasks of each team member.

To manage this project we used several tools:

- Github: to upload files
- WhatsApp group: to discuss some points briefly and send meetings information
- Google Meet: to meet and discuss the progress, tasks, and problems we have faced.

Tasks and Roles

The project is divided into three main parts:

- VHDL Code
- TestBench
- FPGA Implementation
- KiCad (schematic, PCB layout, and 3D view)
- Documentation

Every team member worked on a different task:

- **Jaouaher**: developed the VHDL source code of the vending machine and did the FPGA implementation (xdc file setup), earlier integrated I/O + one section of the 7-segment display on FPGA. For the documentation, I wrote the concept (Block diagram + FSM diag and truth table), VHDL implementation, Project management, VHDL, and FPGA implementations.
- **Jasmeet**: Developed the earlier stage concept diagram, InputOutput for VHDL Code (7-Segment Display), Debugging of the VHDL code, and PCB Design. For documentation: PCB and VHDL input/outputs part and integration of the FSM with Display and Future/Further Other Way of Implementation.
- **Evrard**: Developed the VHDL testbench of the VHDL source code, integration of FSM and 7-segment display as well as the test cases. For documentation: Introduction of the paper and Testbench.

Technologies

- VHDL
- FPGA
- KiCAD


VHDL and FPGA Implementation

The implementation of the vending machine is divided into two phases:

1. VHDL

The VHDL code is composed of three processes:

- As we need to update the FSM's different states, we used D flipflop to store the data.
- The second process is composed of the logic of the state machine. Where we are setting the different conditions for transitioning from one state to another.
- The last process is about the output itself. where we are assigning the values of the dispense and returned money outputs with respect to all the inputs such as the inserted coin and drinks choice.



2. Testbench

2.1) Overview

•Objective: This project is to be implemented in VHDL, using the main clock of the Digilent Board to drive the state machine. The layout is as follows.

•The vending machine has the following inputs:

Clock: A clock signal used to drive the finite state machine (FSM).

Reset: A signal used to reset the FSM to its initial state.

euroIn: An input signal indicating the insertion of a euro coin.

twentyCent: An input signal indicating the insertion of a twenty-cent coin.

tee: An input signal indicating the selection of tea as a drink.

coffee: An input signal indicating the selection of coffee as a drink.

•The vending machine has the following outputs:

returnAmount : a signal that goes high when a single quarter has been accepted.

Balance: a signal that goes high when a drink has been dispensed

drinksChoice: A 2-bit vector output representing the chosen drink(s).

dispense: A 2-bit vector output representing the dispense of a drink(s).

2.2) Description

- **Stimulus Process**

This process is in charge of creating stimulus signals that will test the functionality of the vending machine state machine.

- **Test cases**

The process continues to define a series of test cases, each with a unique set of input values and a corresponding expected output.


```

70      -- nothing inserted, no drinks selected
71      euroIn <= '0'; twentyCent <= '0'; tee <= '0'; coffee <= '0';
72      wait for Clock_period;
73
74      -- nothing inserted, tee selected
75      euroIn <= '0'; twentyCent <= '0'; tee <= '1'; coffee <= '0';
76      wait for Clock_period;
77
78      -- nothing inserted, coffee selected
79      euroIn <= '0'; twentyCent <= '0'; tee <= '0'; coffee <= '1';
80      wait for Clock_period;
81
82      -- nothing inserted, tee + coffee selected
83      euroIn <= '0'; twentyCent <= '0'; tee <= '1'; coffee <= '1';
84      wait for Clock_period;
85
86      -- insert 1 euro, no drinks selected
87      euroIn <= '1'; tee <= '0'; coffee <= '0';
88      wait for Clock_period;
89
90      -- insert 1 euro, tee selected
91      euroIn <= '1'; tee <= '1'; coffee <= '0';
92      wait for Clock_period;
93
94      -- insert 1 euro, coffee selected
95      euroIn <= '1'; tee <= '0'; coffee <= '1';
96      wait for Clock_period;
97
98      -- insert 1 euro, tee and coffee selected
99      euroIn <= '1'; tee <= '1'; coffee <= '1';
100     wait for Clock_period;
101
102     -- insert 20 cents, no drinks selected
103     twentyCent <= '1'; tee <= '0'; coffee <= '0';
104     wait for Clock period;
```

- **End process**

At the end of all the test cases, we wait indefinitely. This is a common pattern in VHDL test benches to ensure that the simulator doesn't end the simulation prematurely.

2.3) Simulation




3. VHDL Input/Output

- 1) The Data flow Design of the 7 Segment Display on the FPGA is different than the regular segment display. on FPGA there are two units of 4-seven segment display attached together therefore they share the same data line on the FPGA evaluation kit making it a little complex to program them.
- 2) The code version takes the input from the FSM and displays it accordingly.


4. Integration of FMS and 7-Segment Display

The FSM outputs are used as inputs for the 7-segment display. Where we use the drink choice represented by the switches as we mentioned before and check the dispensing status (1 or 0) that is given by the output process of the FSM and also get the return amount from the FSM code to display on the 7 segments.

5. FPGA



The I/O configuration for the Inputs/Outputs to the FPGA board's pins.



FPGA Schematic

Both FPGA screenshots are representing 6 different output cases where the 7-segment display is used for displaying information and the LEDs for indicating the states of the FSM. This is the I/O port mapping from VHDL inputs/outputs to FPGA pins is represented as follows:


For drinks choice, switches (J15 and L16) are used if:

- 01: Tea is chosen
- 10: Coffee is chosen
- 11: Both are selected


For Inserting money, buttons are used:

- €1: pressing the P17 button
- 20 cents: pressing M17 (each press is equal to 20 cents)


- **Case1:** €1 is inserted, tee is chosen, dispense (d), balance= €1, price =40 cents, Return amount = 60 cents




- **Case2:** €1 is inserted, coffee is chosen, dispense (d), balance= €1, price =60 cents, Return amount = 40 cents




- **Case3:** €1 is inserted, both drinks are chosen, dispense (d), balance= €1, price =€1, Return amount = 0




- **Case4:** 60 Cents is inserted, coffee is chosen, dispense (d) , balance= 60 , price =60 cents, Return amount =0



- **Case5:** 40 Cents is inserted, tee is chosen, dispense (d), balance= 40, price =40 cents, Return amount =0



- Case6: 20 Cents is inserted, no drink is chosen, no dispense (n), balance= 20, price =0 cents, Return amount =0



Constraint File:

```

1 set_property IOSTANDARD LVCMOS33 [get_ports {An0[7]}]
2 set_property IOSTANDARD LVCMOS33 [get_ports {An0[6]}]
3 set_property IOSTANDARD LVCMOS33 [get_ports {An0[5]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {An0[4]}]
5 set_property IOSTANDARD LVCMOS33 [get_ports {An0[3]}]
6 set_property IOSTANDARD LVCMOS33 [get_ports {An0[2]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {An0[1]}]
8 set_property IOSTANDARD LVCMOS33 [get_ports {An0[0]}]
9 set_property IOSTANDARD LVCMOS33 [get_ports {Display[7]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {Display[6]}]
11 set_property IOSTANDARD LVCMOS33 [get_ports {Display[5]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {Display[4]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {Display[3]}]
14 set_property IOSTANDARD LVCMOS33 [get_ports {Display[2]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {Display[1]}]
16 set_property IOSTANDARD LVCMOS33 [get_ports {Display[0]}]
17 set_property DRIVE 12 [get_ports {An0[7]}]
18 set_property DRIVE 12 [get_ports {An0[6]}]
19 set_property DRIVE 12 [get_ports {An0[5]}]
20 set_property DRIVE 12 [get_ports {An0[4]}]
21 set_property DRIVE 12 [get_ports {An0[3]}]
22 set_property DRIVE 12 [get_ports {An0[2]}]
23 set_property DRIVE 12 [get_ports {An0[1]}]
24 set_property DRIVE 12 [get_ports {An0[0]}]
25 set_property PACKAGE_PIN U13 [get_ports {An0[7]}]
26 set_property PACKAGE_PIN K3 [get_ports {An0[6]}]
27 set_property PACKAGE_PIN T14 [get_ports {An0[5]}]
28 set_property PACKAGE_PIN P14 [get_ports {An0[4]}]
29 set_property PACKAGE_PIN J14 [get_ports {An0[3]}]
30 set_property PACKAGE_PIN T9 [get_ports {An0[2]}]
31 set_property PACKAGE_PIN J18 [get_ports {An0[1]}]
32 set_property PACKAGE_PIN J17 [get_ports {An0[0]}]
33 set_property PACKAGE_PIN T10 [get_ports {Display[7]}]
34 set_property PACKAGE_PIN R10 [get_ports {Display[6]}]
35 set_property PACKAGE_PIN K16 [get_ports {Display[5]}]
36 set_property PACKAGE_PIN K13 [get_ports {Display[4]}]
37 set_property PACKAGE_PIN P15 [get_ports {Display[3]}]
38 set_property PACKAGE_PIN T11 [get_ports {Display[2]}]
39 set_property PACKAGE_PIN L18 [get_ports {Display[1]}]
40 set_property PACKAGE_PIN H15 [get_ports {Display[0]}]

41 set_property IOSTANDARD LVCMOS33 [get_ports Clock]
42 set_property PACKAGE_PIN E3 [get_ports Clock]
43 set_property PACKAGE_PIN M17 [get_ports twentyCent]
44 set_property PACKAGE_PIN P17 [get_ports euroIn]
45 set_property IOSTANDARD LVCMOS33 [get_ports twentyCent]
46 set_property IOSTANDARD LVCMOS33 [get_ports euroIn]
47
48 set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { LED_idle }]; #IO_L7P_T1_D09_14 Sch=led[4]
49 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { LED_s20 }]; #IO_L7P_T1_D09_14 Sch=led[4]
50 set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33 } [get_ports { LED_s40 }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
51
52 set_property PACKAGE_PIN R15 [get_ports Reset]
53 set_property IOSTANDARD LVCMOS33 [get_ports Reset]
54
55 set_property PACKAGE_PIN L16 [get_ports coffee]
56 set_property PACKAGE_PIN J15 [get_ports tee]
57 set_property IOSTANDARD LVCMOS33 [get_ports coffee]
58 set_property IOSTANDARD LVCMOS33 [get_ports tee]

```

PCB Design


For PCB Design - Initially, Nexys A7 FPGA was used to create the PCB solution; however, due to the complexity of the FPGA and the simplicity of the project, the design was shifted to use Spartan 7 FPGA; however, the unfinished FPGA design for Nexys 7 is available on GitHub.

1) Schematic


- Power Schematic for providing power to the component on the PCB board, In the power schematic - a buck converter is used as different components take different voltages, and sometimes the same component needs different voltages, such as the FPGA and input for power.
- Utility Schematic for connecting different

- c) I/O schematic for Input and output
 - d) <https://forum.kicad.info/t/erc-failed-to-read-simulation-model-from-fields-kicad-v7-0-2/41781> There is an error with the current version of Kicad that may result in problems while using auto-routing.


The root of the Schematic



Power Management







Utility management



IO connected to the IC

AutoRouting and components placement




PCB Layer

For the following schematics and design, we had two options for routing either to go with the basic 2 layers or to have more layers. but we decided to do auto-routing with both options available and to compare the result therefore for a four-layer system all the layers have mixed properties for autorouting to route the track.

2 Copper Layer


Both Front copper and Back Copper are used for signals.



F.cu	Signals
B.cu	Signals

4 Copper Layer

Here all F.cu and B.cu i.e. front and back copper layers are for signal and internal copper layers 1 and 2 are for mixed categories i.e. they can be ground, Vcc, or signals, etc.



F.cu	Signals
In1.cu	Mixed
In2.cu	Mixed
B.cu	Signals

Sources/References

https://github.com/JaouaherBelgacem/Hw_and_AES-projects/tree/main/AES%20Project