ELECTRICAL BIGINEERING DEPARTMENT EEL 201 DIGITAL ELECTRONIC CIRCUITS MINOR II


Time: 7:00 to 8:00 PM

Attempt Any 4 Questions &

2 Design a new positive edge triggered the Hisp (say) NP flip flap, starting from a NOR based clocked SR Latch with the condition that if N is equal to P the flip flap output retains the previous value and of N is not equal to P the output takes the value of N. Use any Gates of your choice including

0

2 brow the timing degrans, showing the output (M) and the states as a function of time, for the input (N) are used in this machine. Resize this state machine using one TFlip Flop and one D Flip Flop to the finite state machine whase state diagram is given below. Assume negative edge triggered flip flops Use the above designed to fip top to abtono I flip flop



Q Design a sequential circuit using state machine approach with the following function:

The system has one input X (a sequence of bits are liquit, one bit per clock cycle), an autput Z and a clock

cycles the output gets complement of the maximum occurrence of the last three cycles) (e.g.) in the input. At the first clock edge the output Z equals the input X. Subsequently often every three clock

00100

3

outputs Q, Q, and Q, are respectively 0, 0, and 0. Assume the flip flop delays are negligible. For the circuit shown below, draw the timing diogram (for 4 Clk periods) assuming that at time t = 0, the

성

sequence "010", the maximum occurrence is "0"

