MINOR 2

	1166146186	
(ELL305)	Computer	Architecture

Time: 1 Hour 2016 20148810463 NIKMIL GUPTA NAME: Entry No .: -Group: -Serial Number as in Attendance Sheet: -N. B.: Do the calculations on last page attached. This is open book / notes examination, but exchange to each other is strictly prohibited. NO CLARIFICATIONS. Take the value of $\underline{m} \underline{n} =$ $7\, orall$ for this question paper Q1 (a): - The values assigned to various registers are: DX = 02D0 H, DS = 20 m n HDI = 10 m n H, S1 = 03F0 H, $SS = 40 \underline{m} \underline{n} H$, BX = 1234 HSP = 30 m n H, $BP = 20 \, \underline{m} \, \underline{n} \, H,$ Calculate and write the physical address of destination operand for the instructions below: i) MOV [BP + SI + OFFFF H], AL H Physical Address = 3463 H ii) PUSH BX PUSH CX **PUSH SS** PUSH CS **PUSH DX PUSH ES** Physical address of least significant byte of DX = [BX + DI + 7C H], ALii) MOV H Physical Address = CALCULATION SPACE: 1 2 20 74 O3 FO H 1011 () XX 3067 306A DL

(b): - Write the contents of 'AX' in hexadecimal after every numbered operation in the following:

(This is a <u>continuous</u> program which starts from $\underline{\mathbf{AX}} = \mathbf{0000} \,\mathbf{H}$ and is executed sequentially). (3)

	MOV	$AL, \underline{m} \underline{n} H$		
	MOV	AH, mnH		
	AND	AX, OFFFF H	6	
	OR	AX, 55AA H	CA1E	
(1)	TEST	AX, 0234 H	New value of AX =	11
	INC	AH,	*	
	MOV	CL, 04 H	0683	
(2)	SHL	AL, CL	New value of AX =	11
	ADD	AX, 0001 H		
	AAA	,	e e	
	AND	AX, 0F0F H	002/	
(3)	AAD		New value of AX =	11
	XOR	AX, 55BB H	0.72	
	DCR	AL	8313	
(4)	OR	AX. 3333 H	New value of AX =	11


CALCULATION SPACE:

AN STAR M

Q2: - (8086 based) What will be the value in AX after executing the following instructions? Give the answer in both hexadecimal and binary. (Numbers are decimal if they are not indicated with 'H') (2)

MOV	AL, 15
MOV	AH, 14
XOR	AL, AL
MOV	CL, 03
SHR	AX, CL
ADD	AL, 90 H
ADC	AH, 0

İ



Q3 (a): - suppose a processor (clock rate 500 MHz) with a base CPI of 1.0, assuming all references hit in the L_1 cache. Assume a main memory access time of 200ns, including all the miss handling. Suppose miss rate per instruction at L_1 cache is 5%. How much faster will the machine be if we add a L_2 cache that has 20 ns access time for either a hit or a miss and is large enough to reduce miss rate to main memory to 2%?

CALCUTION & ANSWER


(b): - Let us consider a fully associative write-back cache with cache entries that start empty.

Consider the following sequence of five memory operations and find, which address is not in the cache for no-write allocate.

(1)

Write Mem [100] Write Mem [100] Read Mem [200] Write Mem [200] Write Mem [100]

Neat Discussion & ANSWER:



Q4 (a): - Let us consider 32 KB unified cache with misses per 1000 instruction equals. 43 .3 and instruction / data split caches each of 16 KB with instruction cache misses per 1000 as 3 .82 and data cache as 40.9; Assume that:

- 26 % of the instructions are data transfer instructions;
- 74 % of memory references are instruction references; and
- Hit takes 1 clock cycle where the miss penalty is 100 cycles and
- · A load or store takes one extra cycle on unified cache
- Assuming write-through caches with write-buffer and ignore stalls due to write buffer Find the average memory access time in each case
- Hint: To solve this problem first find the miss rate and then average memory access time.

(4)

CALCULATION & ANSWER:

32 Kb 43.3 messes per (no intentions later

16 kb 16 kb 16 kb 174 memory raf. in man ref.

18 1 1 1 clock

Mis - 1 clock

(b): - You are building a computer system with in-order execution that runs at 1 GHz and has a Both the I-cache and the D-cache are direct mapped and hold 32 KB each with block size 64. The I-cache has a 2 % miss rate, and the D-cache write-through with 5 % miss rate.

bytes. The I-cache and the D-cache are direct mapped and hold 32 KB each with block size 64
The hit time for both the I-cache and the D-cache is a write-through with 5 % miss rate. with a total size of 512 KB and a block size of 64 bytes. The hit time of the L₂ cache is 15 ns. L₂ has an access latency of 20 ns, after which any number of bus words may be transferred at the Compute the CPI considering memory accesses.

(5)

CALCULATION & ANSWER:

1246

C y byre

C y byr

Q5: - Draw neat schematic diagram of 8086 based controller board with following feature. (4)

It should be able to drive a stepper motor in clock wise and anti-clock wise rotation. Show the scheme (By port pins only) and indicate the programming steps needed. If a delay routine of 10 mile second is given what maximum RPM you may achieve using a stepper motor of 7.2 degree per step rotation.

DIAGRAM & ANSWER: