TATOR WITH ANSWERS

MAJOR (ELL305) Computer Architecture

Time: 1 Hour NAME:

Max. Marks: 40

Entry No .: -

Group: -

Serial Number as in Attendance Sheet: -

N. B.: Do the calculations on this sheet last pages / continuation sheet. This is open book / notes examination, but transfer of notes to each other is strictly prohibited.

Q1 (a): - (8086 based) What will be the value in AX after executing the following instructions? Give the answer in both hexadecimal and binary. (Numbers are decimal if they are <u>not</u> indicated with 'H')

MOV	AL, 15
MOV	AH, 15
XOR	AL, AL
MOV	CL, 03
SHR	AX, CL
ADD	AL, 90 H
ADC	AUO

ANSWER: Final AX in decimal =

Final AX in Hexadecimal =

(b): - (8086 based) Show how to use XLAT instruction to access 9th element in the table called (1) 'MARKS' that is located in the stack segment.

Answer:

Q2 (a): - One day famed student Joe Surfer had an inspiration while hanging ten at Mission Beach. He observes that most programs have most of their data at the beginning of the address space. For his home-grown Salt Water OS, he decides that he is going to implement his page tables similar to the way UNIX implements inodes. He calls this page table design Inode Page Tables. Inode Page Tables are essentially two-level page tables with the following twist: The first half of the page table entries in the master page table directly map physical pages, and the second half of the entries map to secondary page tables as normal. Call the first half the entries fast, and the second half normal.

For the following questions, assume that addresses are 32 bits, the page size is 4 KB, and that the master and secondary page tables fit into a single page.

- (a) How many virtual pages are fast pages?
- (b) How many virtual pages are normal pages?
- (c) What is the maximum size of an address space in bytes (use exponential notation for convenience,

(Hint: - Inode - A UNIX file descriptor for the layout of file blocks on the disk; it is index-based and hierarchical)

Calculation & Answer:

- (a):
- (b):

(b):- Memory management with paging is under consideration. A virtual memory address space of 64 Kbyte is split into 16 pages of 4 Kbyte each. A physical address space respectively divided into 4 page frames of 4 Kbyte each. The page table is such that the pages 2, 4, 6 and 8 go to the page frames page traines of 4 Royle cach. The page t

Calculation & Answer: Q 3: - For a memory system following features are there:

- 90 % of all memory accesses are found in the cache. • Each cache block is two words, and the whole block is read on any miss.

```
• Processor sends references to its cache at the rate of 10° words / sec.
   • The bus reads or writes a single word at a time (the memory system cannot read or write two words at once.)
   once.)
   • Assume at any one time, 30 % of blocks in cache have been modified.
  • The cache uses write allocate on write miss. One peripheral is to be added. How much memory
  system bandwidth is in use? Calculate the % of memory system bandwidth for read miss and write
   miss when:
   · Cache is write-back.
   ANSWER:
   Q4 (a): - Assume the following register and memory contents in an ARM computer:
           Register Ro contains 1000.
           Register R_1 contains 2000.
           Register R2 contains 1016.
           Register R<sub>6</sub> contains 20.
   The numbers 1, 2, 3, 4, 5, and 6, are stored in successive word locations starting at memory address
   1000. What is the effect of executing each of the following three short instruction blocks, starting
   each time from the given initial values?
           (I)
                   LDR R8, [R0]
                  LDR R9, [R0, #4]
                  ADD R10, R8, R9
          (III) 1445TR'R6, [R1, #-4]!
                  STR R7, [R1, #-4]!
                  LDR R8, [R1], #4
                  LDR R9, [R1], #4
                SUB R10, R8, R9
                  LDMIA R2!, {R4, R5}
          (III)
                  ADD R4, R4, R5
  ANSWERS:
  (I):
  (II):
  (b): - For the ARM instructions given below write on right hand side of each instructions what is
                                                                                        (2 \frac{1}{2})
  happening (in mathematical notation)?
  RSB Rd, Rm, Rm, LSL #3; =>
 ADD Rd, Rd, Rm, LSL #4; =>
 RSB Rd, Rd, Rm, LSL #7; =>
 RSB Rt, Rm, Rm, LSL #4; =>
 RSB Rd, Rt, Rt, LSL #3; =>
 Q5 (a): - The following 32-bit word is a floating point number in the IEEE 754 format (using
 excess 127 code):
                          1 10000010 1100000000000000000000000
What are the sign, significand and unbiased exponent of this number? Using the floating point
multiplication procedure calculate the square of this number. Express the result in IEEE 754
Answer: The given number is (in decimal with sign):
Final Answer: Square of the number in IEEE 754 format =
(b): - In ARM single instruction like: ADD Re, Re, Re, LSL #2
will multiply the contents of Re by '5'. By using other single instructions (such as MOV, MVN, SUB,
or RSB) determine if the following numbers can be used as multiplier in this fashion. If yes, write down
the single ARM instruction that will multiply Ro in-place by the specified number. If no, explain why
                                                                           - 1
                                                           17,
                                                                   (4):
                                                   (3):
                                          16,
                                  (2):
Numbers are: (1):
                          15.
```

Answer:
(1):
(2):
(3):
(4):
Q 6 (a): - For the collision vector in C ₆ C ₅ C ₄ C ₁ format as given below. Draw the <u>neat</u> reduced state
diagram for this pipeline. Also list the gready cycles along with latency sequence that our definition
WAL (Write MAL value)
Given collision vector in C_6 C_5 C_4 $C_1 = 101010$
Auswer:
(b): Given collision vector in C_7 C_6 C_5 C_4 $C_1 = 1110011$
Allswort
Q7: - A NUMA parallel computer has 64 CEs. Each CE has 32 MB memory. The word length is 64 bit. In a cet of
bit. In a set of programs (which has 500,000 instructions) 20 % of instructions are loads and 15 % are stores. The memory access time for local load / store is 2 clock cycles. An overhead of 10 clock cycle is needed to it it is a set of programs (which has 500,000 instructions) 20 % of instructions are loads and 15 % are stores. The memory access time for local load / store is 2 clock cycles. An overhead of 10 clock cycle is needed to it is a set of programs (which has 500,000 instructions) 20 % of instructions are loads and 15 % are stores.
needed to initiate transmission of a request to a remote CE. The bandwidth of interconnection network
is 50 MB / sec and 30 % of the accesses are to remote computers. (5)
The state of the accesses are to remote compared.
(Clock cycle time = 1 Nano second)
(a): What is the total load / store?
(b): How much will it be if all accesses are to local memory? Calculation & Answer:
(a):
(b): Q 8(a): What is the main problem that the Thumb Instruction Set addresses and why is it a useful
and a main to the standard A DNA instruction cot! Suppose Voll are (IESISIIII) & not provided
servers. Would you include a mode similar to the Thumb mode in your processor? Why? (Answer in
lass Aham 20 mondo
(2+2+3)
Answer: (b): - Distinguish between UMA, NUMA and CC-NUMA parallel computer architecture in total
(D): - Distinguish between UNA, NONA and Co Nona parameters and Co Nona parameters and Company wherever needed
less than 40 words. Use diagrams wherever needed.
Answer: (c): - When performing signed division, the sign of the remainder should be the same as the sign of
(c): - When performing signed division, the sign of the remainder and consider all possible cases. Use the dividend. Why? Your answer should be in <u>less</u> than 60 words and consider all possible cases. Use
the dividend. Why? I our answer should be in less than 00 words
the terms of equation: $D = (Q \times V) + R$, where D is dividend, V is divisor, Q is quotient and R is remainder.
$D = (Q \times V) + R$, where D is dividend, V is divisor, Q is quotient and $I = I$
Answer:

4. (12 pts) One day famed student Joe Surfer had an inspiration while hanging ten at Mission Beach. He observes that most programs have most of their data at the beginning of the address space. For his homegrown SaltWater OS, he decides that he is going to implement his page table similar to the way Unix implements inodes. He calls this page table design Inode Page Tables. Inode Page Tables are essentially two-level page tables with the following twist: The first half of the page table emries in the master page table directly map physical pages, and the second half of the entries thap to secondary page tables as normal. Call the first half the entries fast, and the second half normals.

For the following questions, assume that addresses are 32 bits, the page size is 4 KB, and that the master and secondary page tables fit into a single page.

- (a) How many virtual pages are fast pages? 4KB/4 = 1024 PTEs 1024/2 = 512 PTEs => 512 or (29) pages are fast
- (b) How many virtual pages are normal pages?

 The remaining 512 PIEs refer to second-level page tables. Each second-level page table has 1024 PIEs, so:

 29 * 210 = 219 pages are normal
- (c) What is the maximum size of an address space in bytes (use exponential notation for convenience, e.g., 2)?

 The size of the address space is the total number of pages times the size of each page:

 (29 + 219) * 212 = 221 + 231 bytes
- (d) Inode Page Tables reduce the lookup time for fast pages by one memory read operation. Do you think that this is an effective optimization? Briefly explain.

 Not really. This optimization saves one memory access whenever there is a miss in the TLB. Not really. This optimization saves one memory access whenever there is a miss in the TLB. Since TLB misses are relatively infrequent, saving one memory access in the miss handler is not going to improve performance significantly. It also makes the PTE lookup a bit awkward since going to improve performance significantly. It also makes the PTE lookup a bit awkward since you have to check to see what kind of a page needs to be loaded into the TLB.

 A number of people answered that this shrank the address space too much to be useful. The

A number of people answered that this strank the address space too much to be useful. A number of people answered that address space is still > 2 GB, which is pretty large, Most programs will still easily fit inside that address space.