

MINOR 2
(EL.L305) Computer Architecture
2016

Time: 1 Hour

Max. Marks: 25

NAME: NIKHIL GUPTA

Entry No.: - 2014EE10463

Group: - 01

Serial Number as in Attendance Sheet: -

N. B.: Do the calculations on last page attached. This is open book / notes examination, but exchange to each other is strictly prohibited. **NO CLARIFICATIONS.**

Take the value of m n = 74 for this question paper

Q1 (a): - The values assigned to various registers are:

DS = 20 m n H,

DI = 10 m n H,

SI = 03F0 H,

DX = 02D0 H,

SS = 40 m n H,

SP = 30 m n H,

BP = 20 m n H,

BX = 1234 H

Calculate and write the physical address of destination operand for the instructions below: (3)

i) MOV [BP + SI + 0FFFF H], AL

Physical Address = 3463 H

H

ii) PUSH BX
PUSH CX
PUSH SS
PUSH CS
PUSH DX
PUSH ES

Physical address of least significant byte of DX =

~~306F~~ 306A H

ii) MOV [BX + DI + 7C H], AL

Physical Address = 2324 H

H

CALCULATION SPACE:

121
2074 H


03F0 H

0FFF H

3463 H

Handwritten calculations for physical address of [BX + DI + 7C H]:
BX = 1234 H
DI = 1074 H
7C H

2324 H



Handwritten calculations for physical address of least significant byte of DX:
DX = 02D0 H
CS = 2074 H
SS = 4074 H
CA = 2074 H
ES = 2074 H
← 306A H

1074

- 9

306A H

(This is a continuous program which starts from $AX = 0000\text{ H}$ and is executed sequentially.) (3)

CALCULATION SPACE:

Q2: - (8086 based) What will be the value in AX after executing the following instructions? Give the answer in both hexadecimal and binary. (Numbers are decimal if they are not indicated with 'H') (2)

2

ANSWER: Final AX in decimal =

0000 0010 0110 1110

Final AX in Hexadecimal =

026EH

CALCULATION SPACE:

AL → 90H

AH → 14

CL → 03

AX → 1

AX = 15

10

AX → 0E0F

AX → 0EFO

1110 1111
1001 0000
2 6 E

Q3 (a): - suppose a processor (clock rate 500 MHz) with a base CPI of 1.0, assuming all references hit in the L_1 cache. Assume a main memory access time of 200ns, including all the miss handling. Suppose miss rate per instruction at L_1 cache is 5%. How much faster will the machine be if we add a L_2 cache that has 20 ns access time for either a hit or a miss and is large enough to reduce miss rate to main memory to 2%? (3)

CALCULATION & ANSWER:

$L_1 \rightarrow 1 \text{ cycle} \rightarrow 2 \text{ ns}$

MM → 200 ns

Average time = $2 + 0.05(200) = 12 \text{ ns}$

$L_1 \rightarrow 2 \text{ ns}$

5% miss

$L_2 \rightarrow 20 \text{ ns}$

← 3% handled here

MM → 200 ns

12%

$T = 0.95 \times 2 + 0.03(20) + 0.02(200) = 6.5 \text{ ns}$

(speedup) faster = $12/6.5 = 1.846$ times faster machine

(b): - Let us consider a fully associative write-back cache with cache entries that start empty. Consider the following sequence of five memory operations and find, which address is not in the cache for no-write allocate. (1)

Write Mem [100]

Write Mem [100]

Read Mem [200]

Write Mem [200]

Write Mem [100]


Neat Discussion & ANSWER:

Q4 (a): - Let us consider **32 KB** unified cache with misses per **1000** instruction equals. **43.3** and instruction / data split caches each of **16 KB** with instruction cache misses per **1000** as **3.82** and data cache as **40.9**; Assume that:

- **26 %** of the instructions are data transfer instructions;
- **74 %** of memory references are instruction references; and
- Hit takes **1** clock cycle where the miss penalty is **100** cycles and
- A load or store takes one extra cycle on unified cache
- Assuming write-through caches with write-buffer and ignore stalls due to write buffer – Find the average memory access time in each case
- Hint: To solve this problem first find the miss rate and then average memory access time.

(4)

CALCULATION & ANSWER:



43.3 misses per 1000 instructions / data

26% instructions are data transfer

74% of memory ref. is inst ref.

Hit → 1 clock

Miss → 100 clock

$$M = \frac{40.9}{1000} \left(0.74 \times 0.26 \times \right)$$

$$AMAT = 1 + \frac{74}{100} \left((1-M) \times 1 + M \times 100 \right)$$

$$= 74 (53) + 26 (63)$$

$$= 2.63$$

(b): - You are building a computer system with in-order execution that runs at 1 GHz and has a CPI of 1, with no memory accesses. The memory system is split L₁ cache. Both the I-cache and the D-cache are direct mapped and hold 32 KB each with block size 64 bytes. The I-cache has a 2 % miss rate, and the D-cache is a write-through with 5 % miss rate. The hit time for both the I-cache and the D-cache is 1 ns. The L₂ cache is a unified write-back with a total size of 512 KB and a block size of 64 bytes. The hit time of the L₂ cache is 15 ns. L₂ write miss takes 15 ns. The local hit rate of the L₂ cache is 80 %. The 64-bit wide main memory has an access latency of 20 ns, after which any number of bus words may be transferred at the rate of one bus word (64-bit) per bus cycle on the 64-bit wide 100 MHz main memory bus. Compute the CPI considering memory accesses. (5)

 CALCULATION & ANSWER:

L₁ 32KB
 64 byte

I	D	1ns
2%	5%	

L₂ 512KB
 64 bytes/block
 15ns
 80% hit rate

MM
 64 bit wide
 20ns
 100MHz

$$\text{Stalls per access} = (1 - H_1) \times (H_2 \times \text{clean} + 2 \times \text{dirty})$$

$$\text{CPI} = \text{CPI}_{\text{execution}} + \text{mem. stalls per instruction}$$

Q5: - Draw neat schematic diagram of 8086 based controller board with following feature. (4)

It should be able to drive a stepper motor in clock wise and anti-clock wise rotation. Show the scheme (By port pins only) and indicate the programming steps needed. If a delay routine of 10 micro second is given what maximum RPM you may achieve using a stepper motor of 7.2 degree per step rotation.

DIAGRAM & ANSWER: