MINOR

MINOR II (EEL308) Computer Architecture

Max. Marks: 22

Time: 1 Hour 2009 Wax. Warks.

NAME: Entry No.

N. B.: Do the <u>rough</u> calculations on continuation sheet provided. This is **open book / notes** examination, but transfer of notes to each other is strictly prohibited.

Take the value of $\underline{m} \underline{n} =$ for this question paper.

Q1 (a):-The values assigned to various registers (In 8086) are:

 $DS = 2 \underline{m} \underline{n} 0 H$, DI = 10C0 H, SI = 03F0 H, DX = 02D0 H, $SS = 10 \underline{m} \underline{n} H$, $SP = 30 \underline{m} \underline{n} H$, $BP = 20 \underline{m} \underline{n} H$, BX = 0010 H

Calculate and write the physical address of destination operand for the instructions below:

(b): - Consider two processors, A and B, that have the same basic instruction set, but processor B has a new complex instruction that was found to be able to replace two simpler instructions without increasing the CPI. However it leads to a lower clock frequency. Processor B can execute in 350 MHz while processor A could run in 400 MHz.

How large fraction of the code running on processor A must be replaced by the new instruction in order to reach the same performance for processor B with the lower clock frequency? (2)

Calculations:

Answer: Fraction of the original instructions replaced = %

Q2: - Suppose we are using score-boarding to dynamically schedule code. We have six functional units with the following execution stage latencies.

Functional units	Latency (in cycles):
1: ALU Integer	1
2: FP add/subtract	10
3: FP add/ Subtract	10
4: FP multiplication	5
5: FP multiplication	5
6: FP division	25

Consider the following program.

CHILLIAN THE STREET

8	
I. No.	Instruction
1.	I_1 : ADDF F_1, F_3, F_2
2.	L: SUBF F ₅ , F ₁ , F ₄
3.	I ₃ : MULTF F ₄ , F ₆ , F ₇
4.	L: SUBF F_3, F_1, F_2
5.	I ₅ : DIVF F_1, F_2, F_5

At the start of the program, no register values are being computed by any functional units (i.e., all registers are "ready"). Suppose the first instruction (I_I) issues on cycle 2 and reads operands on cycle 3.

For each of the remaining instructions (2, 3, 4, 5), determine whether the instruction can be issued and whether it can are the contract of the remaining instructions (2, 3, 4, 5), determine whether it can are the contract of the contract of the remaining instructions (2, 3, 4, 5), determine whether the instruction can be issued and whether it can read operands within the next five cycles (i.e., by the end of cycle 8). If no, explain why not (in less than 10 words). <u>Encircle</u> the <u>correct option</u> and explain <u>if</u> answer is in <u>negation</u>. (4)

,	
a. Can 2 be issued? If no, why it is not?	Yes / No
b. Can 2 read operands? If no, why it is not?	Yes / No
c. Can 3 be issued? If no, why it is not?	Yes / No
d. Can 3 read operands? If no, why it is not?	Yes / No
e. Can 4 be issued? If no, why it is not?	Yes / No
f. Can 4 read operands? If no, why it is not?	Yes / No
g. Can 5 be issued? If no, why it is not?	Yes / No
h. Can 5 read operands? If no, why it is not?	Yes / No

Q3: - Strictly in less than 20 words indicate whether statements are true or false. (If the statement is false, give reason why it is false.)

(I)- MIPS rating is a poor measure of performance because it completely ignores the effects of clock cycle time.

Answer:

True / False

(Encircle the correct option)

(IF False give reason):

Q4: - Consider The instru	the following se	quence of instructions for easier exp	ctions (the machine	language used is similar to	8085).
	ADD SUB LOAD MUL STO	R ₃ , R ₁ R ₂ , R ₁ R ₃ , 2017 R ₂ , R ₃ 2050, R ₂	(1) (2) (3) (4) (5)		
atch is implemen nemory is read ar	ted in the ALU nd written in the	. Assume that the 4th stage of exe	e registers are writt cution, and assume	belined machine and no for en in the 5 th stage of exect that the registers are read	in the 2 nd
itate of execution in the control of		g the latches for	r the execute cycle	e. Assume that memory	(4)
pipeline until the	data returns.	g the latches for ble) if any RAW		e. Assume that memory	(4)
ipeline until the (a) Identify (A)	data returns.	ble) if any RAW	⁷ data hazards.		(4)
ipeline until the (a) Identify (A)	data returns.		⁷ data hazards.	On	(4)
ipeline until the (a) Identify (A)	data returns.	ble) if any RAW	⁷ data hazards.		(4)
ipeline until the (a) Identify (A)	data returns.	ble) if any RAW	⁷ data hazards.		(4)
ipeline until the (a) Identify (A)	data returns.	ble) if any RAW	⁷ data hazards.		(4)
ipeline until the (a) Identify (A)	data returns.	ble) if any RAW	⁷ data hazards.		(4)

(II) - Increased pipelining improves clock frequency but does not change IPC (instruction per cycle)

(Encircle the correct option)

Answer:

Answer: True / False (IF False give reason):

(c) Assume that a forwarding latch is implemented in the ALU. How does that affect the hazards identified in part (a)? (Answer in less than 25 words)

Answer:

Q3: The following assembly code is to be executed in a three-stage pipelined processor with hazard detection and resolution in each stage. The stages are instruction fetch, operand fetch (one or more as required), and execution (including a write-back operation). Explain all possible hazards in the execution of the code. Try to Schedule it by inserting time delays to avoid hazards. (5)

```
I_1
            Inc
                        R0
                                                           / R0 \leftarrow (R0) + 1 /
I_2
            Mul
                                                           / \operatorname{Acc} \leftarrow (\operatorname{Acc}) \times (R0)
                        Acc, R0
I_3
            Store R1, Acc
                                                           / R1 \leftarrow (Acc) /
I4
            Add Acc, R0
                                                           / \operatorname{Acc} \leftarrow (\operatorname{Acc}) + (\operatorname{R0}) /
15
            Store M, Acc
                                                           / M \leftarrow (Acc) /
```

Answer: For understanding existing hazards fill the following appropriately.

	T ₁	T_2	T_3	T_4	T ₅	T ₆	T ₇	T ₈	T ₉
IF									
OF									
EX						•			

List the existing hazards in the following table.

At T =	Between instruction No.	On	Hazard type

Scheduling which avoids hazard conditions: (Fill the table appropriately without hazards)

	T_1	T_2	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈	T ₉	T_{10}
IF							-			
OF	1	1								
FX		7							Assessment on the control of the con	