









LM158-N, LM258-N, LM2904-N, LM358-N SNOSBT3J - JANUARY 2000 - REVISED MARCH 2022

LMx58-N Low-Power, Dual-Operational Amplifiers

1 Features

- Available in 8-bump DSBGA chip-sized package (see AN-1112, SNVA009)
- Internally frequency compensated for unity gain
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature compensated)
- · Wide power supply range:
 - Single supply: 3 V to 32 V
 - Or dual supplies: ±1.5 V to ±16 V
- Very low supply current drain (500 µA) essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes around
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing
- Unique characteristics:
 - In the Linear Mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage
 - The unity gain cross frequency is temperature compensated
 - The input bias current is also temperature compensated
- Advantages:
 - Two internally compensated op amps
 - Eliminates need for dual supplies
 - Allows direct sensing near GND and V_{OUT} also goes to GND
 - Compatible with all forms of logic
 - Power drain suitable for battery operation

2 Applications

- Active filters
- General signal conditioning and amplification
- 4-mA to 20-mA current loop transmitters

3 Description

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.


Application areas include transducer amplifiers, DC gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard 3.3-V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15-V power supplies.

The LM358 and LM2904 are available in a chipsized package (8-bump DSBGA) using TI's DSBGA package technology.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)				
LM158-N	TO-CAN (8)	9.08 mm × 9.09 mm				
LIVI 130-IN	CDIP (8)	10.16 mm × 6.502 mm				
LM258-N	TO-CAN (8)	9.08 mm × 9.09 mm				
	DSBGA (8)	1.31 mm × 1.31 mm				
LM2904-N	SOIC (8)	4.90 mm × 3.91 mm				
	PDIP (8)	9.81 mm × 6.35 mm				
	TO-CAN (8)	9.08 mm × 9.09 mm				
LM358-N	DSBGA (8)	1.31 mm × 1.31 mm				
LIVISSO-IN	SOIC (8)	4.90 mm × 3.91 mm				
	PDIP (8)	9.81 mm × 6.35 mm				

For all available packages, see the orderable addendum at the end of the data sheet.



Voltage Controlled Oscillator (VCO)




Table of Contents

	1	7.3 Feature Description	12
2 Applications	1	7.4 Device Functional Modes	13
3 Description	1	8 Application and Implementation	
4 Revision History	<mark>2</mark>	8.1 Application Information	
5 Pin Configuration and Functions		8.2 Typical Applications	
6 Specifications		9 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		10 Layout	
6.2 ESD Ratings		10.1 Layout Guidelines	
6.3 Recommended Operating Conditions		10.2 Layout Example	
6.4 Thermal Information		11 Device and Documentation Support	
6.5 Electrical Characteristics: LM158A, LM358A,		11.1 Receiving Notification of Documentation Up	
LM158, LM258		11.2 Support Resources	
6.6 Electrical Characteristics: LM358, LM2904		11.3 Trademarks	
6.7 Typical Characteristics		11.4 Electrostatic Discharge Caution	
7 Detailed Description		11.5 Glossary	
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	12	Information	22
	nav diπer i	rom page numbers in the current version.	
Changes from Revision I (December 2014)	-	rom page numbers in the current version. on J (March 2022)	Page
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d 	to Revision gures, and escription	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function	1 ns
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d section. 	to Revision gures, and escription	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function	1 ns 3
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d section. 	to Revision gures, and escription	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function	1 ns 3
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d section. 	gures, and escription	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function intation Support section	1 ns 3
Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d section	gures, and escription	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function tation Support section	1 ns22 Page
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fi Corrected pin 5 (+INB) and pin 7 (OUTB) d section	gures, and escription Document Revision I ction, ESD entation series	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function intation Support section (December 2014) P Ratings table, Feature Description section, Develocition, Power Supply Recommendations section	1 ns322 Page ice , Layout
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fiour Corrected pin 5 (+INB) and pin 7 (OUTB) disection	gures, and escription In Documer Revision In Estion, ESD entation sort section,	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function intation Support section (December 2014) Ratings table, Feature Description section, Dev	Page ice , Layout rmation
 Changes from Revision I (December 2014) to Updated the numbering format for tables, fiour Corrected pin 5 (+INB) and pin 7 (OUTB) disection	gures, and escription Document Revision Interior, ESD entation sort section,	on J (March 2022) d cross-references throughout the document information in the Pin Configuration and Function tation Support section (December 2014) Ratings table, Feature Description section, Develocition, Power Supply Recommendations section and Mechanical, Packaging, and Orderable Info	Page



5 Pin Configuration and Functions






Figure 5-2. LMC Package 8-Pin TO-99 Top View

Figure 5-1. D, P, and NAB Package 8-Pin SOIC, PDIP, and CDIP (Top View)




Figure 5-3. YPB Package 8-Pin DSBGA Top View

Table 5-1. Pin Functions

	PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	D/P/LMC	YPB	1166	DESCRIPTION
OUTA	1	A1	0	Output, channel A
-INA	2	B1	I	Inverting input, channel A
+INA	3	C1	I	Non-inverting input, channel A
GND / V-	4	C2	Р	Ground for single-supply configurations. Negative supply for dual-supply configurations.
+INB	5	C3	I	Non-inverting input, channel B
-INB	6	В3	I	Inverting input, channel B
OUTB	7	А3	0	Output, channel B
V+	8	A2	Р	Positive supply

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

See (1) (2) (3)

			LM358	B, LM258, , LM158A, A, LM358A	LI	M2904	UNIT
			MIN	MAX	MIN	MAX	
Supply Voltage, V ⁺				32		26	V
Differential Input Volta	ge			32		26	V
Input Voltage			-0.3	32	-0.3	26	V
Power Dissipation ⁽⁴⁾	PDIP (P)			830		830	mW
	TO-99 (LMC)			550			mW
	SOIC (D)			530		530	mW
	DSBGA (YPB)			435			mW
Output Short-Circuit to GND (One Amplifier) ⁽⁵⁾	V ⁺ ≤ 15 V and T _A = 25°C			Continuous		Continuous	
Input Current (V _{IN} < -	0.3V) ⁽⁶⁾			50		50	mA
Temperature			-55	125			°C
	PDIP Package (P): Soldering (10 se	econds)		260		260	°C
	SOIC Package (D)	Vapor Phase (60 seconds)		215		215	°C
		Infrared (15 seconds)		220		220	°C
Lead Temperature	PDIP (P): (Soldering, 10 seconds)	1		260		260	°C
	TO-99 (LMC): (Soldering, 10 secon	ds)		300		300	°C
Storage temperature,	T _{stg}		-65	150	-65	150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) Refer to RETS158AX for LM158A military specifications and to RETS158X for LM158 military specifications.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) For operating at high temperatures, the LM358/LM358A, LM2904 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 120°C/W for PDIP, 182°C/W for TO-99, 189°C/W for SOIC package, and 230°C/W for DSBGA, which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM258/LM258A and LM158/LM158A can be derated based on a +150°C maximum junction temperature. The dissipation is the total of both amplifiers—use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.
- (5) Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15 V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- (6) This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V⁺voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V (at 25°C).

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage (V+ - V-):LM158. LM258, LM358	3 (±1.5)	32 (±16)	V
Supply Voltage (V+ - V-):LM2904	3 (±1.5)	26 (±13)	V
Operating Temperature: LM158	-55	125	°C
Operating Temperature: LM258	-25	85	°C
Operating Temperature: LM358	0	70	°C
Operating Temperature: LM2904	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LM158-N, LM258-N, LM358-N	LM158-N	LM29	904-N, LM3	UNIT	
	LMC	NAB	YPB	D	Р	
			8 PINS			
R _{θJA} Junction-to-ambient thermal resistance	155	132	230	189	120	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics: LM158A, LM358A, LM158, LM258

DADAMETED.			LM158	A		LM358/	4	LM	158, LN	/ 1258	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Input Offset Voltage	See ⁽³⁾ , T _A = 25°C		1	2		2	3		2	5	mV
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$, $T_A = 25^{\circ}C$,		20	50		45	100		45	150	nA
	$V_{CM} = 0 V_{,}^{(4)}$										
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, V_{CM} = 0V, T_A = 25^{\circ}C$		2	10		5	30		3	30	nA
Input Common-Mode	V ⁺ = 30 V, ⁽⁵⁾										
Voltage Range	(LM2904, V ⁺ = 26V), T _A = 25°C	0		V ⁺ -1.5	0		V⁺−1.5	0		V+−1.5	V
Supply Current	Over Full Temperature Range										
	R _L = ∞ on All Op Amps										
	V ⁺ = 30V (LM2904 V ⁺ = 26V)		1	2		1	2		1	2	mA
	V ⁺ = 5V		0.5	1.2		0.5	1.2		0.5	1.2	mA
Large Signal Voltage Gain	V^+ = 15 V, T_A = 25°C, $R_L \ge 2$ kΩ, (For V_O = 1 V to 11 V)	50	100		25	100		50	100		V/mV
Common-Mode	T _A = 25°C,	70	85		65	85		70	85		dB
Rejection Ratio	V _{CM} = 0 V to V ⁺ -1.5 V	70	00		05	65		70	00		uБ
Power Supply	V ⁺ = 5 V to 30 V										
Rejection Ratio	(LM2904, V ⁺ = 5 V to 26 V), T _A = 25°C	65	100		65	100		65	100		dB
Power Supply	V ⁺ = 5 V to 30 V										
Rejection Ratio	(LM2904, V ⁺ = 5 V to 26 V), T _A = 25°C	65	100		65	100		65	100		dB
Amplifier-to-Amplifier Coupling	f = 1 kHz to 20 kHz, T _A = 25°C (Input Referred), See ⁽⁶⁾		-120			-120			-120		dB



6.5 Electrical Characteristics: LM158A, LM358A, LM158, LM258 (continued)

	TED.	TEST CONDITIO	NC.	ı	_M158A			LM358A	\	LM	158, LM	1258	LINUT
PARAME	IEK	TEST CONDITIO	JNS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Output Current	Source	V _{IN} ⁺ = 1 V,											
		V _{IN} - = 0 V,		20	40		20	40		20	40		mA
		V ⁺ = 15 V,		20	40		20	40		20	40		IIIA
		V _O = 2 V, T _A = 25°C											
	Sink	V _{IN} ⁻ = 1 V, V _{IN} ⁺ = 0 \	/										
		V ⁺ = 15 V, T _A = 25°C,		10	20		10	20		10	20		mA
		V _O = 2 V											
		V _{IN} ⁻ = 1 V,											
		V _{IN} + = 0 V		12	50		12	50		12	50		μΑ
		$T_A = 25^{\circ}C, V_O = 200 \text{ r}$	mV,	12	30		12	50		12	30		μΑ
		V ⁺ = 15 V											
Short Circuit to C	Ground	T _A = 25°C, See ⁽¹⁾ , V ⁺	= 15 V		40	60		40	60		40	60	mA
Input Offset Volta	age	See ⁽³⁾				4			5			7	mV
Input Offset Volta	age Drift	$R_S = 0\Omega$			7	15		7	20		7		μV/°C
Input Offset Curr	rent	$I_{IN(+)} - I_{IN(-)}$				30			75			100	nA
Input Offset Curr	rent Drift	$R_S = 0\Omega$			10	200		10	300		10		pA/°C
Input Bias Curre	nt	I _{IN(+)} or I _{IN(-)}			40	100		40	200		40	300	nA
Input Common-N Voltage Range	Mode	V ⁺ = 30 V, See ⁽⁵⁾ (LM2 = 26 V)	2904, V ⁺	0		V+-2	0		V+−2	0		V+-2	V
Large Signal Vol	tage Gain	V ⁺ = +15 V											
		(V _O = 1 V to 11 V)		25			15			25			V/mV
		R _L ≥ 2 kΩ											
Output	V _{OH}	V+ = +30 V	R _L = 2 kΩ	26			26			26			V
Voltage		(LM2904, V ⁺ = 26 V)	R _L = 10 kΩ	27	28		27	28		27	28		V
Swing	V _{OL}	$V^{+} = 5V, R_{L} = 10 \text{ k}\Omega$	1		5	20		5	20		5	20	mV
Output Current	Source	V _{IN} ⁺ = +1 V, V _{IN} ⁻ = 0	V,	10	20		10	20		10	20		m A
		V ⁺ = 15 V, V _O = 2 V		10	20		10	20		10	20		mA
	Sink	V _{IN} ⁻ = +1 V, V _{IN} ⁺ = 0	V,	10	15		5	8		5	8		mA
		V ⁺ = 15 V, V _O = 2 V		10	10		ິ 	0		ິນ 	0		IIIA

- (1) Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15 V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- (2) These specifications are limited to −55°C ≤ T_A ≤ +125°C for the LM158/LM158A. With the LM258/LM258A, all temperature specifications are limited to −25°C ≤ T_A ≤ 85°C, the LM358/LM358A temperature specifications are limited to 0°C ≤ T_A ≤ 70°C, and the LM2904 specifications are limited to −40°C ≤ T_A ≤ 85°C.
- (3) V_O ≈ 1.4 V, R_S = 0 Ω with V⁺ from 5 V to 30 V; and over the full input common-mode range (0 V to V⁺ −1.5 V) at 25°C. For LM2904, V⁺ from 5 V to 26 V.
- (4) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- (5) The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V (at 25°C). The upper end of the common-mode voltage range is V⁺ -1.5 V (at 25°C), but either or both inputs can go to 32 V without damage (26 V for LM2904), independent of the magnitude of V⁺.
- (6) Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.



6.6 Electrical Characteristics: LM358, LM2904

DADAMET	ED	TEST CONDIT	IONS		LM358			LM2904		UNIT
PARAMET	EK	TEST CONDIT	IONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Input Offset Voltage		See ⁽³⁾ , T _A = 25°C			2	7		2	7	mV
Input Bias Current		$I_{IN(+)}$ or $I_{IN(-)}$, $T_A = 25$ °C, $V_{CM} = 0$ V, See ⁽⁴⁾			45	250		45	250	nA
Input Offset Current		$I_{IN(+)} - I_{IN(-)}, V_{CM} = 0 \text{ V, T}$	_A = 25°C		5	50		5	50	nA
Input Common-Mode Voltage Range	Э	V ⁺ = 30 V, See ⁽⁵⁾ (LM2904, V ⁺ = 26 V), T _A	= 25°C	0		V⁺−1.5	0		V⁺−1.5	V
Supply Current		Over Full Temperature R	ange							
		R _L = ∞ on All Op Amps								
		V+ = 30 V (LM2904 V+ =	26 V)		1	2		1	2	mA
		V+ = 5 V			0.5	1.2		0.5	1.2	mA
Large Signal Voltage)	V ⁺ = 15V, T _A = 25°C,								
Gain		$R_L \ge 2 k\Omega$, (For $V_O = 1 V$	to 11 V)	25	100		25	100		V/mV
Common-Mode		T _A = 25°C,		_			_			
Rejection Ratio		$V_{CM} = 0 \text{ V to V}^+ - 1.5 \text{ V}$		65	85		50	70		dB
Power Supply		V ⁺ = 5 V to 30 V		65	100		50	100		dB
Rejection Ratio		(LM2904, V ⁺ = 5 V to 26	V), T _A = 25°C							
Amplifier-to-Amplifie	r Coupling	f = 1 kHz to 20 kHz, T _A = (Input Referred), See ⁽⁶⁾	25°C		-120			-120		dB
Output Current	Source	V _{IN} ⁺ = 1 V,								
•		V _{IN} ⁻ = 0 V,								
		V ⁺ = 15 V,		20	40		20	40		mA
		V _O = 2 V, T _A = 25°C								
	Sink	$V_{IN}^{-} = 1 \text{ V, } V_{IN}^{+} = 0 \text{ V}$								
		$V^+ = 15V, T_A = 25^{\circ}C,$		10	20		10	20		mA
		V _O = 2 V								
		$V_{IN}^{-} = 1 V,$								
		V _{IN} + = 0 V		12	50		12	50		μA
		$T_A = 25^{\circ}C, V_O = 200 \text{ mV},$	1	12	30		12	30		μΛ
		V ⁺ = 15 V								
Short Circuit to Grou	nd	$T_A = 25^{\circ}C$, See ⁽¹⁾ , V ⁺ = 1	5 V		40	60		40	60	mA
Input Offset Voltage		See ⁽³⁾				9			10	mV
Input Offset Voltage	Drift	R _S = 0 Ω			7			7		μV/°C
Input Offset Current		$I_{IN(+)} - I_{IN(-)}$				150		45	200	nA
Input Offset Current	Drift	R _S = 0 Ω			10			10		pA/°C
Input Bias Current		I _{IN(+)} or I _{IN(-)}			40	500		40	500	nA
Input Common-Mode Voltage Range	Э	V ⁺ = 30 V, See ⁽⁵⁾ (LM290	04, V ⁺ = 26 V)	0		V+-2	0		V+ −2	V
Large Signal Voltage	Gain	V ⁺ = +15 V			-					
		(V _O = 1 V to 11 V)		15			15			V/mV
		$R_L \ge 2 k\Omega$								
Output	V _{OH}	V+ = 30 V	R _L = 2 kΩ	26			22			V
Voltage		(LM2904, V ⁺ = 26 V)	R _L = 10 kΩ	27	28		23	24		V
Swing	V _{OL}	$V^{+} = 5 \text{ V}, R_{L} = 10 \text{ k}\Omega$	1		5	20		5	100	mV




6.6 Electrical Characteristics: LM358, LM2904 (continued)

PARAMETE	Ъ	TEST CONDITIONS		LM358			LM2904			
FARAIVIETE	.IX	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Output Current	Source	$V_{IN}^{+} = 1 \text{ V, } V_{IN}^{-} = 0 \text{ V,}$	- 10	20		10	20		mΛ	
		V ⁺ = 15 V, V _O = 2 V	10	20		10	20		mA	
	Sink	V _{IN} ⁻ = 1 V, V _{IN} ⁺ = 0 V,		8		5	0		mA	
		V ⁺ = 15 V, V _O = 2 V		0		5	o		IIIA	

- (1) Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15 V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- (2) These specifications are limited to -55°C ≤ T_A ≤ +125°C for the LM158/LM158A. With the LM258/LM258A, all temperature specifications are limited to -25°C ≤ T_A ≤ 85°C, the LM358/LM358A temperature specifications are limited to 0°C ≤ T_A ≤ 70°C, and the LM2904 specifications are limited to -40°C ≤ T_A ≤ 85°C.
- (3) $V_0 \approx 1.4 \text{ V}$, $R_S = 0 \Omega$ with V⁺ from 5 V to 30 V; and over the full input common-mode range (0 V to V⁺ -1.5 V) at 25°C. For LM2904, V⁺ from 5 V to 26 V.
- (4) The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- (5) The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V (at 25°C). The upper end of the common-mode voltage range is V⁺ −1.5 V (at 25°C), but either or both inputs can go to 32 V without damage (26 V for LM2904), independent of the magnitude of V⁺.
- (6) Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.




6.7 Typical Characteristics







6.7 Typical Characteristics (continued)





6.7 Typical Characteristics (continued)







7 Detailed Description

7.1 Overview

The LM158 series are operational amplifiers which can operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V_{DC}. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V_{DC}.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V^+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3~V_{DC}$ (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

7.2 Functional Block Diagram




Figure 7-1. (Each Amplifier)

7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (+IN) and an inverting input (–IN). The amplifier amplifies only the difference in voltage between the two inpus, which is called the differential input voltage. The output voltage of the op-amp Vout is given by Equation 1:

$$VOUT = AOL (IN+-IN-)$$
 (1)

where

AOL is the open-loop gain of the amplifier, typically around 100dB (100,000x, or 10uV per Volt).

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion. Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The bias network of the LM158 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of 3 V_{DC} to 30 V_{DC} .

Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip power dissipation which will cause eventual failure due to excessive junction temperatures. Putting



direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see *Typical Characteristics*) than a standard IC op amp.

7.4 Device Functional Modes




Figure 7-2. Schematic Diagram

The circuits presented in the *Typical Single-Supply Applications* emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op-amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of V⁺/2) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The LM158 family bring performance, economy, and ease-of-use to a wide variety of op-amp applications.

8.2 Typical Applications

8.2.1 Noninverting DC Gain

Figure 8-1 shows a high input impedance non-inverting circuit. This circuit gives a closed-loop gain equal to the ratio of the sum of R1 and R2 to R1 and a closed-loop 3 dB bandwidth equal to the amplifier unity-gain frequency divided by the closed-loop gain. This design has the benefit of a very high input impedance, which is equal to the differential input impedance multiplied by loop gain. (Open loop gain/Closed loop gain.) In DC coupled applications, input impedance is not as important as input current and its voltage drop across the source resistance. Note that the amplifier output will go into saturation if the input is allowed to float. This may be important if the amplifier must be switched from source to source.



*R not needed due to temperature independent I_{IN}

Figure 8-1. Non-Inverting DC Gain (0-V Output)

8.2.1.1 Design Requirements

For this example application, the supply voltage is +5V, and 100x \pm 5% of noninverting gain is necessary. Signal input impedance is approx 10k Ω .

8.2.1.2 Detailed Design Procedure

Using the equation for a non-inverting amplifier configuration ; G = 1+ R2/R1, set R1 to 10k Ω , and R2 to 99x the value of R1, which would be 990k Ω . Replacing the 990k Ω with a 1M Ω will result in a gain of 101, which is within the desired gain tolerance.

The gain-frequency characteristic of the amplifier and its feedback network must be such that oscillation does not occur. To meet this condition, the phase shift through amplifier and feedback network must never exceed 180° for any frequency where the gain of the amplifier and its feedback network is greater than unity. In practical applications, the phase shift should not approach 180° since this is the situation of conditional stability. Obviously the most critical case occurs when the attenuation of the feedback network is zero.



8.2.1.3 Application Curve





Figure 8-2. Transfer Curve for Non-Inverting Configuration

8.2.2 System Examples

8.2.2.1 Typical Single-Supply Applications

 $(V^+ = 5.0 V_{DC})$



Where: $V_O = V_1 + V_2 - V_3 - V_4$ $(V_1 + V_2) \ge (V_3 + V_4)$ to keep $V_O > 0$ V_{DC}

Figure 8-3. DC Summing Amplifier $(V_{IN'S} \ge 0 \ V_{DC} \ and \ V_O \ge 0 \ V_{DC})$





Figure 8-5. "BI-QUAD" RC Active Bandpass Filter



 $V_O = 0 V_{DC}$ for $V_{IN} = 0 V_{DC}$ $A_V = 10$

Figure 8-4. Power Amplifier




Figure 8-6. Lamp Driver

Q = 50

 $A_v = 100 (40 dB)$






Figure 8-7. LED Driver




Figure 8-8. Driving TTL




Figure 8-9. Voltage Follower




Figure 8-10. Pulse Generator




Figure 8-11. Squarewave Oscillator




Figure 8-12. Pulse Generator




Figure 8-13. Low Drift Peak Detector




Figure 8-15. Comparator with Hysteresis






Figure 8-17. Ground Referencing a Differential Input Signal



 $I_O = 1$ amp/volt V_{IN} (Increase R_E for I_O small)

Figure 8-14. High Compliance Current Sink



*WIDE CONTROL VOLTAGE RANGE: 0 $V_{DC} \le V_C \le 2 (V^+ -1.5V_{DC})$

Figure 8-16. Voltage Controlled Oscillator (VCO)




Figure 8-18. DC Coupled Low-Pass RC Active Filter






Figure 8-19. Bandpass Active Filter

Figure 8-20. Photo Voltaic-Cell Amplifier




Figure 8-21. Using Symmetrical Amplifiers to Reduce Input Current (General Concept)





Figure 8-22. Fixed Current Sources





*(Increase R1 for I_L small) $V_L \le V^+ - 2V$

Figure 8-23. Current Monitor




Figure 8-24. AC Coupled Inverting Amplifier




Figure 8-25. AC Coupled Non-Inverting Amplifier

 $A_v = 11$ (As Shown)






Figure 8-26. High Input Z, DC Differential Amplifier




Figure 8-27. Bridge Current Amplifier




Figure 8-28. High Input Z Adjustable-Gain DC Instrumentation Amplifier

9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply pins it is suggested that 10-nF capacitors be placed as close as possible to the op-amp power supply pins. For single supply, place a capacitor between V+ and V- supply leads. For dual supplies, place one capacitor between V+ and ground, and one capacitor between V- and ground.

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

10 Layout

10.1 Layout Guidelines

For single-ended supply configurations, the V+ pin should be bypassed to ground with a low ESR capacitor. The optimum placement is closest to the V+ pin. Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ and ground. The ground pin should be connected to the PCB ground plane at the pin of the device. The feedback components should be placed as close to the device as possible to minimize stray parasitics.

For dual supply configurations, both the V+ pin and V- pin should be bypassed to ground with a low ESR capacitor. The optimum placement is closest to the corresponding supply pin. Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ or V- and ground. The feedback components should be placed as close to the device as possible to minimize stray parasitics.

For both configurations, as ground plane underneath the device is recommended.

10.2 Layout Example




Figure 10-1. Layout Example



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com

m 9-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM158AH	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM158AH, LM158AH)	Samples
LM158AH/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM158AH, LM158AH)	Samples
LM158H	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM158H, LM158H)	Samples
LM158H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM158H, LM158H)	Samples
LM158J	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM158J	Samples
LM258H	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-25 to 85	(LM258H, LM258H)	Samples
LM258H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	-25 to 85	(LM258H, LM258H)	Samples
LM2904ITP/NOPB	ACTIVE	DSBGA	YPB	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	A 09	Samples
LM2904ITPX/NOPB	ACTIVE	DSBGA	YPB	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	A 09	Samples
LM2904M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM 2904M	Samples
LM2904MX	NRND	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LM 2904M	
LM2904MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM 2904M	Samples
LM2904N/NOPB	ACTIVE	PDIP	P	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM 2904N	Samples
LM358AM	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 358AM	
LM358AM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 358AM	Samples
LM358AMX	NRND	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 358AM	
LM358AMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 358AM	Samples



www.ti.com 9-Sep-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM358AN/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	0 to 70	LM 358AN	Samples
LM358H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 70	(LM358H, LM358H)	Samples
LM358M	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 358M	
LM358M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 358M	Samples
LM358MX	NRND	SOIC	D	8	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LM 358M	
LM358MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 358M	Samples
LM358N/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	0 to 70	LM 358N	Samples
LM358TP/NOPB	ACTIVE	DSBGA	YPB	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	0 to 70	A 07	Samples
LM358TPX/NOPB	ACTIVE	DSBGA	YPB	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	0 to 70	A 07	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Sep-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2904-N:

Automotive : LM2904-Q1

Enhanced Product : LM2904-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 31-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2904ITP/NOPB	DSBGA	YPB	8	250	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LM2904ITPX/NOPB	DSBGA	YPB	8	3000	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LM2904MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM2904MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM358AMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM358AMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM358MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM358MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM358TP/NOPB	DSBGA	YPB	8	250	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LM358TPX/NOPB	DSBGA	YPB	8	3000	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1



www.ti.com 31-Aug-2023



*All dimensions are nominal

iii aiiiioiioioiio aro iioiiiiiiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2904ITP/NOPB	DSBGA	YPB	8	250	208.0	191.0	35.0
LM2904ITPX/NOPB	DSBGA	YPB	8	3000	208.0	191.0	35.0
LM2904MX	SOIC	D	8	2500	367.0	367.0	35.0
LM2904MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM358AMX	SOIC	D	8	2500	367.0	367.0	35.0
LM358AMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM358MX	SOIC	D	8	2500	367.0	367.0	35.0
LM358MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM358TP/NOPB	DSBGA	YPB	8	250	208.0	191.0	35.0
LM358TPX/NOPB	DSBGA	YPB	8	3000	208.0	191.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Aug-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM158J	NAB	CDIP	8	40	502	14	11938	4.32
LM2904M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM2904N/NOPB	Р	PDIP	8	40	502	14	11938	4.32
LM358AM	D	SOIC	8	95	495	8	4064	3.05
LM358AM	D	SOIC	8	95	495	8	4064	3.05
LM358AM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM358AN/NOPB	Р	PDIP	8	40	502	14	11938	4.32
LM358M	D	SOIC	8	95	495	8	4064	3.05
LM358M	D	SOIC	8	95	495	8	4064	3.05
LM358M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM358N/NOPB	Р	PDIP	8	40	502	14	11938	4.32

LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



NOTES: A. All line

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.







SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated