
**In-Class Parallel Load Shift Register Examples** 

Inputs								Outputs			
Line		P	Parallel Load Data			Clock	FF A	FF B	FF C	FF D	
Number	Clear	A	В	C	D	Pulse	A	В	C	D	
1	0	1	1	1	1						
2	1	0	1	0	1						
3	1	1	1	1	1	$\uparrow$					
4	1	1	1	1	1	$\uparrow$					
5	1	1	1	1	1	$\uparrow$					
6	0	1	1	1	1						
7	1	0	0	1	1						
8	1	1	1	1	1	$\uparrow$					
9	1	1	1	1	1	$\uparrow$					
10	1	1	1	1	1	$\uparrow$					
11	1	1	1	0	1						
12	1	1	1	1	1	$\uparrow$					
13	1	1	1	1	1	$\uparrow$					
14	0	1	1	1	1						
15	1	0	1	1	0						
16	1	1	1	1	1	$\uparrow$					
17	1	1	0	0	1						
18	1	1	1	1	1	$\uparrow$					



Inputs								Outputs			
Line		P	arallel L	oad Dat	a	Clock	FF A	FF B	FF C	FF D	
Number	Clear	A	В	C	D	Pulse	A	В	C	D	
1	0	1	1	1	1		_				
2	1	1	0	0	1						
3	1	1	1	1	1	$\uparrow$					
4	1	1	1	1	1	$\uparrow$					
5	1	1	1	1	1	$\uparrow$					
6	0	1	1	1	1						
7	1	1	0	1	0						
8	1	1	1	1	1	$\uparrow$					
9	1	0	1	1	1						
10	1	1	1	1	1	$\uparrow$					
11	1	1	1	0	1						
12	1	1	1	1	1	$\uparrow$					
13	1	1	1	1	1	$\uparrow$					
14	0	1	1	1	1						
15	1	1	0	1	0						
16	1	1	1	1	1	$\uparrow$					
17	1	1	1	1	1	$\uparrow$					
18	1	1	1	0	1						

