
ICT Shift Register HW #2

Inputs							Outputs			
Line	Clear	Parallel L		oad Data		Clock	FF A	FF B	FF C	FF D
Number		A	В	C	D	Pulse	A	В	C	D
1	0	I	ı	1	I					
2	I	0	0	I	I					
3		- 1	I	1	ı	7				
4	1	- 1	1	1	1	7				
5	1	- 1	1	1	I	7				
6	1	1	1	1		7				
7	0	- 1	1	ı						
8			0		0					
9						7				
10	I	- 1	- 1	1	I	7				
11	I	- 1	- 1	1	I	7				
12	I	- 1	- 1	1	I	7				
13	I	- 1	- 1	1	I	7				
14	0	I	I	-	I					
15	I	I	I	I	0					
16	- 1	I	- 1	- 1		7				
17	- 1	I	- 1	- 1	0					
18	0	1	1			7				

Use the Shift Register below to fill in the above table:



Inputs							Outputs			
Line	Clear	P	arallel I	Load Data		Clock	FF A	FF B	FF C	FF D
Number		A	В	C	D	Pulse	A	В	C	D
1	0	Į	I							
2	I	0	I	I	0					
3		- 1	1	1	ı	7				
4	1	1	1	1	1	7				
5	-	0	1	1						
6		1	1	ı		7				
7		1	1	ı		7				
8	0		- 1							
9	l	0	I	0	0					
10	l	I	I	-	I	7				
11	l	I	I	-	I	7				
12	l	I	I	-	I	7				
13	0	I	I	-	I					
14	ı	I	ı	1	0					
15		I	I	I	I	7				
16	ı	I	ı	I	I	7				
17	ı	0	ı	I	0					
18	0	I	I	I	I	7				

Use the Shift Register below to fill in the above table:

