
## ICT Shift Register HW #1

Inputs				Outputs				
Line	Clear	Α	Clock	FF A	FF B	FF C	FF D	
Number			Pulse	А	В	С	D	
1	0	I						
2		I	7					
3		0	7					
4		I	7					
5		I	7					
6		0	7					
7	1	I	7					
8	I	0	7					
9	0	0						
10		0	7					
11		I	7					
12	1	I	7					
13	1	0	7					
14	ļ	I	7					
15		I	7					
16		I	7					
17		0	7					
18	0	I	7					

Use the Shift Register Below to fill in the table above:



Inputs				Outputs				
Line	Clear	А	Clock	FF A	FF B	FF C	FF D	
Number			Pulse	А	В	С	D	
1	0		7					
2	1		7					
3	1	0	7					
4	[		7					
5	1		7					
6	0		7					
7	1	0	\					
8	I	-	7					
9	[		7					
10	1	0	<b>/</b>					
11	1		7					
12	1	0	7					
13	1	0	7					
14	0	-	\					
15	0	0	7					
16	1	1	7					
17	1	0	7					
18	0	0	7					

Use the Shift Register Below to fill in the table above:

