




J2: 1 NC, 2 SCL, 3 SDA, 4 GND.
New Osiris pin mapping and cable fit unverified.

PROPOSED: 100 kHz, <=200 pF total I2C bus;
2.2k pull-ups on Osiris FMU 3.3 V only.
U2 address 0x40; ADCRANGE=0, 5 mOhm shunt.

INA_ALERT_N / PDB_FAULT_N: TP6/TP7 only.
No alert wires or power feed through J2.

See docs/PDB-INTERFACE-PROPOSAL-20260915.md.
Final loads and mechanical fit are undecided.

PROPOSED: raw 4S avionics feed, 12–16.8 V normal.
J3 load <=25 W AND <=2.5 A; not a tested rating.
Total startup capacitance <=220 uF worst-case.

U3 LT3010 + R11/R12/C10: nominal 3.29 V.
Reverse-input/current protection added.

J3: 1=GND, 2=PDB_VOUT: verify physical polarity.

OPEN: INA228 negative-input clamp, real FET
fault/retry SOA, TVS energy and source fault current.
F1 remains provisional 4 A; interrupt rating 1000 A.

A-P2-DRAFT is not a fabrication release.
See docs/PDB-ELECTRICAL-REVIEW-20260915.md.