


Assignment: 3

Page No.:

\Rightarrow	Can a flip flop be used as a memory? if 50 how many bits can be stored by p-s flip flop? - yes a flip flop can be used as a memory. - It has two stable states namely logic! State & logic o state. we can design it either using Nor gates and or NAND Gates. - it can store 1-bit of digital information.								
0									
fuez	What is face abound condition? How does it								
	around means (ontinuous fonding								
	THE TOTAL PROPERTY OF THE PARTY								
	10 Tylice VE -11P-+10P When both in and lace of								
	(Tek) are at 1, and the clock is active								
	T Q								
•	CIK JK								
	tp								
	(JE Flip Flop in toggle mode)								
300	The toggle mode for Jk. Flip- Flop is obtained								
19	will for the								
-	Many times this mode is used as an applica-								
	tion, for example in counters								
-	tion, for example in counters But, if J=k=1& CLK=1 for a long time, then Q								
	output will toggle as long or ock is high, which makes the output of the flip flop								
	which makes the output of the flip floor								







Apply the next bit to be stored to Din.

Apply the clock pulse. As soon as the third negative clock edge gets applied, FF-1 will be set and the output get modified to.


Q3 Q2 Q2 Q0 = 1110

Similarly with Din=1 and with the fourth -ve clock edge acciving, the sorted word in the register is

Q3 Q2 Q1 Q0 = 1111

		CLK	Din=D3	Q3 = D2	Q2 = D1	Q1=00	Q.	7000
	Initially			0.	0.	0.	90	
	15+	1	1-	>1	. 0	30.	30	
	2nd	1	1_	>1	-1.	300	*0	
1	300	+	1-	>1	-11-	31	-40	
1	4+6	+	1-	1	1	3.1	1	45.3

Timing diagram



Que4 weite a note on MOD-8 syncheonous up-counter Using TFF. => - 4 Bit counter the number of states are N=247=23 = 8. 50 it is MOD-8 Counter. The three bit Courter requires 3 FFS. The counting sequence in a 3-bit up counter is 011,2,3,4,5,60... That is counter expeats after 8 Clock pelets High Jo Q. + D FF. FF2 CLK - The clk inputs of all of the FFs are connected together so that the input clock signal is applied to each FF simultaneously. Only, fto, has its Jo, and to inputs permanently at the High level. The J.k inputs OF the other FFS are driven by some Combinational of ff outputs. The syncheonous ounter Eequises more Circuitey than does the asynchronous counter. - The clock pulses are applied simultaneously to · operation 3 bit syncheonous counter circuit, to count

PEOPEELY on a given negative teansition of the clock, only those ffs. that are supposed to toggle on that negative teansition should have T=k=1

- Observe the Qobits, they are toggling at each

negative fearsition of the CIK.

That is for must change states at each negative fearsition of CIK. For this reason, its To be to inputs are permanently High(1) so that it will toggle on each negative fransition of CIK.

case 2.

The counting sequence shows that FFI must Change states on each negative transition of CHK that occurs while Qo=1

Qo to the J. & KI inputs of FFI 80 that OJI= KI=1
only when Qo=1

Case 3.

The counting sequence shows that FF2 must Change States on each negative teansition of CLK that occues while Qo=Q1=1

- By connecting logic signal Qo. Q1 to ff2. J2 & k2 inputs, this ff2 will toggle only when Qo Q1 = 1

The logic signal Qo. Q1 is obtained by AND adding 2 inputs Qo & Q1 using AND gate G.

