MOTOROLA ■ SEMICONDUCTOR **TECHNICAL DATA**

Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

MTH30N20



TMOS POWER FET 30 AMPERES $r_{DS(on)} = 0.08 \text{ OHM}$ 200 VOLTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	200	Vdc
Drain-Gate Voltage (RGS = 1 MΩ)	VDGR	200	Vdc
Gate-Source Voltage Continuous Non-repetitive (t _p ≤ 50 µs)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	30 90	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	150 1.2	Watts W-C
Operating and Storage Temperature Range	TJ, T _{sta}	65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _Ø JC R _Ø JA	0.83 30	°C W
Maximum Lead Temperature for Soldering Purposes, 1-8" from case for 5 seconds	ΤL	275	°C



ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit	
DFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (VGS = 0, I _D = 0.25 mA)	MTH30N20	V(BR)DSS	200	_	Vdc	
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		¹ DSS	=	10 100	μAdc	
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF		100	nAdd	
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdd	

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design

MTH30N20

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^{\circ}C$ unless otherwise noted)

Chara	acteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*					•
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) T _J = 100°C		V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance	VGS = 10 Vdc, ID = 15 Adc)	rDS(on)		0.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 1$) ($I_D = 30$ Adc) ($I_D = 15$ Adc, $I_J = 100$ °C)	0 V)	V _{DS(on)}	_	2.85 1.92	Vdc
Forward Transconductance (VDS =	10 V, I _D = 15 A)	9FS	10	_	mhos
OYNAMIC CHARACTERISTICS					
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0,	Ciss	_	5500	pF
Output Capacitance	f = 1 MHz)	Coss	T - 1	1500	
Reverse Transfer Capacitance	See Figure 11	C _{rss}		500	1
WITCHING CHARACTERISTICS* (TJ	= 100°C)			_	
Turn-On Delay Time		td(on)		50	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r	- 1	300	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 9, 13 and 14	td(off)	_	150	
Fall Time		tf	-	150	
Total Gate Charge	(VDS = 0.8 Rated VDSS,	Ω_{g}	85 (Typ)	95	nC
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Qgs	45 (Typ)		1
Gate-Drain Charge	See Figure 12	Q _{gd}	40 (Typ)	_	
SOURCE DRAIN DIODE CHARACTERI	STICS*				
Forward On-Voltage		V _{SD}	1.2 (Typ)	2	Vdc
Forward Turn-On Time	$(I_S = Rated I_D, V_{GS} = 0)$	ton	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	200 (Typ)	_	ns
NTERNAL PACKAGE INDUCTANCE			_,,		
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.	w on tab to center of die) 25° from package to center of die)	Ld	4 (Typ) 5 (Typ)		пН
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	L _S	10 (Typ)	_	1

^{*}Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

MTH30N20

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IpM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response




GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING






Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms

