Instruction selection

Simple approach:

- Macro-expand each IR tuple/subtree into machine instructions
- Expanding tuples/subtrees independently ⇒ poor quality code
- Sometimes mapping is many-to-one
- "Maximal munch": works reasonably well with RISC

Other approaches:

 Model target machine state as IR is expanded (interpretive code generation)

Copyright ©2016 by Antony L. Hosking. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and full citation on the first page. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or fee. Request permission to publish from hosking@cs.purdue.edu.

Register and temporary management

Temporaries hold data values relevant to current computation:

- Usually registers
- May be in-memory storage temporaries in local stack frame

Register allocation: assign registers to temporaries

- Limited number of hard registers
 - ⇒ some temporaries may need to be allocated to storage
 - assume a pseudo-register for each temporary
 - register allocator chooses temporaries to spill
 - allocator generates corresponding mapping
 - allocator inserts code to spill/restore pseudo-registers to/from storage as necessary

We will deal with register allocation after instruction selection

Tree patterns

• Express each machine instruction as fragment of IR tree: a *tree* pattern

• Instruction selection means *tiling* IR tree with minimal set of tree patterns

MIPS tree patterns

Notation:

r_i	register i
Rd	destination register
Rs	source register
Rb	base register
$\mid I \mid$	32-bit immediate
I_{16}	16-bit immediate
label	code label

Addressing modes:

• register: R

• indexed: $I_{16}(Rb)$

• immediate: *I*₁₆

MIPS tree patterns

_	r_i			TEMP
	r_0			CONST 0
li	Rd	I		CONST
la	Rd	label		NAME
move	Rd	Rs		MOVE(◆, ◆)
add	Rd	Rs_1	Rs_2	+(ullet,ullet)
	Rd	Rs_1	I_{16}	$+(\bullet, CONST_{16}), +(CONST_{16}, \bullet)$
mulo	Rd	Rs_1	Rs_2	(\bullet, \bullet)
	Rd	Rs	I_{16}	\times (\bullet , CONST ₁₆), \times (CONST ₁₆ , \bullet)
and	Rd	Rs_1	Rs_2	AND(•, •)
	Rd	Rs_1	I_{16}	AND(\bullet , CONST ₁₆), AND(CONST ₁₆ , \bullet)
or	Rd	Rs_1	Rs_2	OR(•, •)
	Rd	Rs_1	I_{16}	$OR(\bullet, CONST_{16}), OR(CONST_{16}, \bullet)$
xor	Rd	Rs_1	Rs_2	XOR(•, •)
	Rd	Rs_1	I_{16}	$XOR(\bullet, CONST_{16}), XOR(CONST_{16}, \bullet)$
sub	Rd	Rs_1	Rs_2	-(ullet,ullet)
	Rd	Rs	I_{16}	$-(\bullet, CONST_{16})$
div	Rd	Rs_1	Rs_2	/(ullet,ullet)
	Rd	Rs	I_{16}	$/(\bullet, CONST_{16})$
srl	Rd	Rs_1	Rs_2	RSHIFT(•, •)
	Rd	Rs	I_{16}^{-}	RSHIFT(♠, CONST ₁₆)
sll	Rd	Rs_1	Rs_2	LSHIFT(•, •)
	Rd	Rs	I_{16}^{-}	LSHIFT(•, CONST ₁₆)
	Rd	Rs	I_{16}	$\times (\bullet, CONST_{2^k})$
sra	Rd	Rs_1	Rs_2	ARSHIFT(●, ●)
	Rd	Rs	I_{16}^{-}	ARSHIFT(♠, CONST ₁₆)
	Rd	Rs	I_{16}	$/(\bullet, CONST_{2^k})$
lw	Rd	$I_{16}(Rk$		$MEM(+(\bullet, CONST_{16})),$
		10 (,	$MEM(+(CONST_{16}, \bullet)),$
				MEM(CONST ₁₆), MEM(•)
				10), 11=11(

MIPS tree patterns

SW	Rs	<i>I</i> ₁₆ (Rb)		MOVE(MEM($+(\bullet, CONST_{16})), \bullet),$ MOVE(MEM($+(CONST_{16}, \bullet)), \bullet),$ MOVE(MEM(CONST ₁₆), \bullet), MOVE(MEM(\bullet), \bullet)
b	label			JUMP(NAME, [•])
jr	Rs			JUMP(•, [•])
beq	Rs_1	Rs_2	label	CJUMP(EQ, ◆, ◆, label, ◆)
	Rs_1	I_{16}	label	CJUMP(EQ, •, CONST ₁₆ , label, •) CJUMP(EQ, CONST ₁₆ , •, label, •)
bne	Rs_1	Rs_2	label	CJUMP(NE, •, •, label, •)
	Rs ₁	I_{16}	label	CJUMP(NE, •, CONST ₁₆ , label, •)
		-10		CJUMP(NE, CONST ₁₆ , •, label, •)
blt	Rs_1	Rs_2	label	CJUMP(LT, •, •, label, •)
	Rs ₁	I_{16}	label	CJUMP(LT, •, CONST ₁₆ , label, •)
bgt	Rs ₁	Rs_2	label	CJUMP(GT, •, •, label, •)
2gt	Rs ₁	I_{16}	label	CJUMP(GT, •, CONST ₁₆ , label, •)
ble	Rs ₁	Rs_2	label	CJUMP(LE, •, •, label, •)
810	Rs ₁	I_{16}	label	CJUMP(LE, •, CONST ₁₆ , label, •)
bge	Rs ₁	Rs_2	label	CJUMP(GE, •, •, label, •)
bgo	Rs ₁	I_{16}	label	CJUMP(GE, •, CONST ₁₆ , label, •)
bltu	Rs ₁	Rs_2	label	CJUMP(ULT, \bullet , \bullet , label, \bullet)
Dita	Rs ₁	I_{16}	label	CJUMP(ULT, •, CONST ₁₆ , label, •)
bleu	Rs ₁	Rs_2	label	CJUMP(ULE, \bullet , \bullet , label, \bullet)
bica	Rs ₁	I_{16}	label	CJUMP(ULE, •, CONST ₁₆ , label, •)
bgtu	Rs ₁	Rs_2	label	CJUMP(UGT, •, •, label, •)
bgtu	Rs ₁	I_{16}	label	CJUMP(UGT, •, CONST ₁₆ , label, •)
bgeu	Rs ₁	Rs_2	label	CJUMP(UGE, •, •, label, •)
bgcu	Rs ₁	-	label	CJUMP(UGE, •, CONST ₁₆ , label, •)
ial	label	I_{16}	iabei	CALL(NAME, [•])
label:	iabei			LABEL
iabei.				LADEL


Tiling

- Tiles are a set of tree patterns for the target machine
- Goal is to cover the IR tree with nonoverlapping tiles

e.g.,
$$a[i] := x$$

fp CONST a

MOVE



Optimal and optimum tilings

Optimum tiling: least cost instruction sequence

- shortest
- fewest cycles

Optimum tiling has tiles whose costs sum to lowest possible value

Optimal: no two adjacent tiles combine into single tile of lower cost

```
\begin{array}{ccc} \text{optimum} & \Rightarrow & \text{optimal} \\ \text{optimal} & \not\Rightarrow & \text{optimum} \end{array}
```

CISC instructions have complex tiles \Rightarrow optimal \approx optimum RISC instructions have small tiles \Rightarrow optimal \approx optimum

Optimal tiling

Maximal "munch":

- 1. Start at root of tree
- 2. Tile root with largest tile that fits
- 3. Repeat for each subtree

Optimum tiling

Dynamic programming

 Assign a cost to every tree node: sum of instruction costs of best tiling for that node (including best tilings for children)

Example:

MEM

+

CONST 1 CONST 2

Tile	Instruction	Tile Cost	Leaves Cost	Total Cost
+(ullet,ullet)	add	1	1+1	3
+(•, CONST 2)	add	1	1+0	2
+(CONST 1, •)	add	1	0+1	2

CISC machines

- few registers (Pentium has 6 general, SP and FP)
 allocate TEMP nodes freely, assume good register allocation
- different register classes, some operations only on certain registers (Pentium allows mul/div only on eax, high-order bits into edx)

$$t_1 \leftarrow t_2 \times t_3 \equiv \begin{array}{c} \mathsf{eax} \leftarrow t_2 \\ \mathsf{eax} \leftarrow \mathsf{eax} \times t_3; \, \mathsf{edx} \leftarrow \\ t_1 \leftarrow \mathsf{eax} \end{array}$$

register allocator removes redundant moves

2-address instructions

$$t_1 \leftarrow t_2 + t_3 \equiv t_1 \leftarrow t_2 t_1 \leftarrow t_1 + t_3$$

register allocator removes redundant moves

arithmetic operations can address memory

spill phase of register allocator will handle as

eax
$$\leftarrow$$
 [ebp-8]
eax \leftarrow eax $+$ ecx \equiv [ebp-8] \leftarrow [ebp-8] $+$ ecx [ebp-8] \leftarrow eax

- several memory addressing modes
- variable-length instructions
- instructions with side-effects such as "auto-increment" addressing