
串行进位加法器设计


> 4位串行加法器





$$A_3A_2A_1A_0 + B_3B_2B_1B_0 = C_3S_3S_2S_1S_0$$

> 半加器设计

将输入的两个1位二进制数A和B相加,产生和数S及进位数CO。









	Name	Value at 0 ps	0 ps 0 ps		80.	0 ns				160) <mark>.0</mark> n	ıs			24	0,0	ns			320	0,0	ns				400	0,
	> AB	B 00		00			Х		İ	01		Ī	$\supset X$			1	0	Ī	X	\Box	Ŧ	I	11	Ī		#	χ
out	С	ВО			Ш	Ш	L	Ш		Ш		1	Ш	1	Ш	1		1	╝	Ī	Ī		П			T	1
out	S	ВО					Ţ					Ī				T		Ī	٦	+	+	+		1	H	4	-

▶ 生成半加器元件




➤ 调用半加器元件 回 test_hadd.bsf




▶ 1位全加器设计


将两个1位二进制数及来自低位的进位相加。

车	俞	入	输	出
A_i	B_i	C_i	S	C_{o}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1






▶ 生成1位全加器元件





▶ 调用1位全加器元件







> 4位串行加法器设计





◆切换顶层实体





实验任务:

> 实验内容4.5.4 (1) (2) (3)

步骤: 半加器——1位全加器——4位串行加法器,

创建工程、编辑原理图、仿真、下载。