# Deep-submicron CMOS circuit design Simulator in hands

# Etienne Sicard Sonia Delmas Bendhia

Version December 2003

This book is under consideration for publication by

Brooks/Cole Publishing Company 3450 South 3650 East Street Salt Lake City, Utah 84109, USA www.brookscole.com

(Contact: Bill.Stenquist@wadsworth.com)

#### Acknowledgements

We would like our early colleagues Jean-Francois Habigand, Kozo Kinoshita, Antonio Rubio for their support throughout the development of the Microwind, Dsch tools. The project of writing a book that seemed initially to be shadowy took form and substance, and led to this present work. We would like to thank Joseph-Georges Ferrante for having faith in our ability to drive ambitious microelectronics research projects, and having provided us a continuous support over the last ten years. Productive technical discussions with Jean-Pierre Schoellkopf, Amaury Soubeyran, Thomas Steinecke, Gert Voland and Jean-Louis Noullet are also gratefully acknowledged.

Special thanks are due to technical contributors to the Dsch and Microwind software (Chen Xi, Jianwen Huang), to our colleagues at INSA how always supported this work, to numerous professors, students and engineers who patiently debugged the technical contents of the book and the software, and gave valuable comments and suggestions. Also, we would like to thank Marie-Agnes Detourbe for having carefully reviewed the manuscript.

Finally we would like to acknowledge our biggest debt to our parents and to our companion for their constant support.

#### About the authors



etienne.sicard@insa-tlse.fr

ETIENNE SICARD was born in Paris, France, in June 1961. He received a B.S degree in 1984 and a PhD in Electrical Engineering in 1987 both from the University of Toulouse. He was granted a scholarship from the Japanese Ministry of Education and stayed 18 months at the University of Osaka, Japan. Previously a professor of electronics in the department of physics, at the University of Balearic Islands, Spain, E. Sicard is currently professor at the INSA Electronic Engineering School of Toulouse. His research interests include several aspects of integrated circuit design including crosstalk fault tolerance, and electromagnetic compatibility of integrated circuits. Etienne is the author of several educational software in the field of microelectronics and sound processing.



sonia.bendhia@insa-tlse.fr

**DEEP SUBMICRON CMOS DESIGN** 

Contents

Sonia DELMAS BENDHIA was born in Toulouse, April 1972, She received an engineering diploma in 1995, and the Ph.D. in Electronic Design from the National Institute of Applied Sciences, Toulouse, France, in 1998. Sonia Bendhia is currently a senior lecturer in the INSA of Toulouse, Department of Electrical and Computer Engineering. Her research interests include signal integrity in deep sub-micron CMOS Ics, analog design and electromagnetic compatibility of systems. Sonia is the author of technical papers concerning signal integrity and EMC.

#### **About Microwind and Dsch**

The present book introduces the design and simulation of CMOS integrated circuits, and makes an extensive use of PC tools Microwind2 and Dsch2. These tools are freeware.

The web link is <a href="http://www.microwind.org">http://www.microwind.org</a>

In memory...

In memory of John Uyemura

# **Contents**

Chapter		Page
1	Introduction	
	Technology scale down	
	Frequency Improvement	
	Increased layers	
	Reduced power supply	
2	The MOS device	
	The MOS Logic simulation of the MOS	
	MOS layout	
	Vertical aspect of the MOS	
	Static MOS characteristics	
	Dynamic MOS behavior	
	Analog simulation	
	Mos options	
	Transmission gate: the perfect switch	
	Layout considerations	
3	MOS modeling	
	The MOS model 1	
	The MOS model 3	
	The model BSIM4	
	Temperature effects on the MOS	
	High frequency behavior of the MOS	
4	The Inverter	
	The logic Inverter	
	The CMOS inverter (Power, supply, frequency)	
	Layout design (plasma, latchup)	
	Simulation of the inverter	
	Views of the process	
	Buffer	
	3-state inverter	
	Analog behavior of the inverter	
	Ring oscillator	
	Temperature effects	

5 Interconnects Signal propagation Capacitance load Resistance effect Inductance effect Buffers Clock tree Supply routing 6 Basic Gates Introduction From boolean expression to layout NAND gate (micron, sub-micron) OR3 gate **XOR** Complex gates Multiplexors (Mux-demux) Pulse generator 7 Arithmetics Data formats: unsigned, signed fixed Half adder gate Full adder gate 4-bit adder Comparator Multiplier **ALU** Low power arithmetics 8 Latches RS latch D-Latch Edge-trigged latch Latch optimization (conso, speed, fanout) Counter Project: programmable pulse generator 9 *FPGA* Goals Mux for FPGA Configurable logic block Look-up table Interconnection **Programmable Interconnection Points** Propagation delay 10 **MEMORIES** The world of Memories Static RAM memory (4T, 6T) Decoder (low power) Dynamic RAM memory Embedded RAM Sense ampli ROM memory **EEPROM** memory FRAM memory 11 Analog Cells

5

Diode connected MOS Voltage reference Current Mirror Amplifiers (Class) Voltage regulator Wide range amplifier Charge pump Noise

12 RF Analog Cells

Osc illators Inductors Sample & Hold

Mixers

Voltage-controlled Oscillators

PLL project Power amplifiers

13 Converters

Introduction

Converter parameters

Sample hold

ADC DAC

14 Input/Output Interfacing

Level shifter Pad stucture

Input pad (schmidt, protect, buffer) Output pad (log, analog, multi drive)

Pad ring Packages IBIS LVDS

High performance Ios

15 *SOI* 

Layout improvements

2D aspects SOI model Simulation Issues

16 Future & Conclusion

Appendix A Design rules

Appendix B List of commands Microwind Appendix C List of commands Dsch

Appendix D Quick Reference Sheet Microwind-Dsch Appendix E CMOS technology reference Sheet

> 0.8μm 0.6μm 0.35μm 0.25μm 0.18μm 0.12μm 90nm

Appendix F Answer to exercises

### **MULTIPLIERS**

Value	Name	Standard
		Notation
$10^{18}$	PETA	P
1015	EXA	Е
1012	TERA	T
109	GIGA	G
10°	MEGA	M
103	KILO	K
$10^{\circ}$	-	-
10 <sup>-3</sup>	MILLI	m
10-6	MICRO	u
10-9	<i>NANO</i>	n
10-12	PICO	р
10-15	<i>FEMTO</i>	f
10-18	ATTO	a
10 <sup>-21</sup>	ZEPTO	Z

# **PHYSICAL CONSTANTS & PARAMETERS**

<verify all >

Name	Value	Description
$\epsilon_0$	8.85 e <sup>-12</sup> Farad/m	Vacuum dielectric constant
ε <sub>r</sub> SiO <sub>2</sub>	3.9 - 4.2	Relative dielectric constant of SiO <sub>2</sub>
ε <sub>r</sub> Si	11.8	Relative dielectric constant of silicon
$\varepsilon_{\rm r}$ ceramic	12	Relative dielectric constant of ceramic
k	1.381e <sup>-23</sup> J/°K	Bolztmann's constant
q	1.6e <sup>-19</sup> Coulomb	Electron charge
$\mu_{\rm n}$	600 V.cm <sup>-2</sup>	Mobility of electrons in silicon
$\mu_{\rm p}$	270 V.cm <sup>-2</sup>	Mobility of holes in silicon
γ <sub>al</sub>	36.5 10 <sup>6</sup> S/m	Aluminum conductivity
$\gamma_{si}$	$4x10^{-4}$ S/m	Silicon conductivity
n <sub>i</sub>	1.02x10 <sup>10</sup> cm <sup>-3</sup>	Intrinsic carrier concentration in silicon at 300°K
$\rho_{al}$	0.0277 Ω.μm	Aluminum resistivity
γ <sub>cu</sub>	58x10 <sup>6</sup> S/m	Copper conductivity
ρ <sub>cu</sub>	0.0172 Ω.μm	Copper resistivity
ρ <sub>tungstène (W)</sub>	0.0530 Ω.μm	Tungsten resistivity
ρ <sub>or (Ag)</sub>	0.0220 Ω.μm	Gold resistivity
$\mu_0$	1.257e <sup>-6</sup> H/m	Vacuum permeability
T	300°K (27°C)	Operating temperature

## **Preface**

The present book introduces the design and simulation of CMOS integrated circuits, in an attractive way thanks to user-friendly PC tool Microwind2 given in the companion CD-ROM of this book.

The chapters of this book have been summarized below. Chapter One describes the technology scale down and the major improvements allowed by deep sub-micron technologies. Chapter Two is dedicated to the presentation of the single MOS device, with details on simulation at logic and layout levels. The modeling of the MOS devices is introduced in Chapter Three. Chapter Four presents the CMOS Inverter, the 2D and 3D views, the comparative design in micron and deep-submicron technologies. Chapter Five deals specifically with interconnects, with information on the propagation delay and several parasitic effects. Chapter Six deals with the basic logic gates (AND, OR, XOR, complex gates), Chapter Seven the arithmetic functions (Adder, comparator, multiplier, ALU). The latches and counters are detailed in Chapter Eight, while Chapter Nine introduces the basic concepts of Field programmable Gate Arrays.

As for Chapter Ten, static, dynamic, non-volatile and magnetic memories are described. In Chapter Eleven, analog cells are presented, including voltage references, current mirrors, and the basic architecture of operational amplifiers. Chapter Twelve is dedicated to radio-frequency analog cells, with details on mixers, voltage-controlled oscillators, fast phase-lock-loops and power amplifiers. Chapter Thirteen focuses on analog-to-digital and digital to analog converter principles. The input/output interfacing principles are illustrated in Chapter Fourteen. The last chapter includes an introduction to silicon-insulator technology, before a prospective and a conclusion.

The detailed explanation of the design rules is in appendix A. The details of all commands are given in appendix B for the tool Microwind, and in appendix C for the tool Dsch. Appendix D includes a quick reference sheet for Microwind and Dsch, and Appendix E gives some abstract information about each technology generation, from  $0.7\mu m$  down to 90nm.

Sonia DELMAS-BENDHIA, Etienne SICARD *Toulouse, Sept 2003*