

*Deep-submicron*  
***CMOS circuit design***  
*Simulator in hands*

Etienne Sicard  
Sonia Delmas Bendhia

Version December 2003

This book is under consideration for publication by

Brooks/Cole Publishing Company  
3450 South 3650 East Street  
Salt Lake City, Utah 84109, USA  
[www.brookscole.com](http://www.brookscole.com)

(Contact: [Bill.Stenquist@wadsworth.com](mailto:Bill.Stenquist@wadsworth.com))

## Acknowledgements

We would like our early colleagues Jean-Francois Habigand, Kozo Kinoshita, Antonio Rubio for their support throughout the development of the Microwind, Dsch tools. The project of writing a book that seemed initially to be shadowy took form and substance, and led to this present work. We would like to thank Joseph-Georges Ferrante for having faith in our ability to drive ambitious microelectronics research projects, and having provided us a continuous support over the last ten years. Productive technical discussions with Jean-Pierre Schoellkopf, Amaury Soubeyran, Thomas Steinecke, Gert Volland and Jean-Louis Noullet are also gratefully acknowledged.

Special thanks are due to technical contributors to the Dsch and Microwind software (Chen Xi, Jianwen Huang), to our colleagues at INSA how always supported this work, to numerous professors, students and engineers who patiently debugged the technical contents of the book and the software, and gave valuable comments and suggestions. Also, we would like to thank Marie-Agnes Detourbe for having carefully reviewed the manuscript.

Finally we would like to acknowledge our biggest debt to our parents and to our companion for their constant support.

## About the authors



[etienne.sicard@insa-tlse.fr](mailto:etienne.sicard@insa-tlse.fr)

ETIENNE SICARD was born in Paris, France, in June 1961. He received a B.S degree in 1984 and a PhD in Electrical Engineering in 1987 both from the University of Toulouse. He was granted a scholarship from the Japanese Ministry of Education and stayed 18 months at the University of Osaka, Japan. Previously a professor of electronics in the department of physics, at the University of Balearic Islands, Spain, E. Sicard is currently professor at the INSA Electronic Engineering School of Toulouse. His research interests include several aspects of integrated circuit design including crosstalk fault tolerance, and electromagnetic compatibility of integrated circuits. Etienne is the author of several educational software in the field of microelectronics and sound processing.



[sonia.bendhia@insa-tlse.fr](mailto:sonia.bendhia@insa-tlse.fr)

Sonia DELMAS BENDHIA was born in Toulouse, April 1972, She received an engineering diploma in 1995, and the Ph.D. in Electronic Design from the National Institute of Applied Sciences, Toulouse, France, in 1998. Sonia Bendhia is currently a senior lecturer in the INSA of Toulouse, Department of Electrical and Computer Engineering. Her research interests include signal integrity in deep sub-micron CMOS Ics, analog design and electromagnetic compatibility of systems . Sonia is the author of technical papers concerning signal integrity and EMC.

### **About Microwind and Dsch**

The present book introduces the design and simulation of CMOS integrated circuits, and makes an extensive use of PC tools Microwind2 and Dsch2. These tools are freeware.

The web link is <http://www.microwind.org>

### **In memory...**

*In memory of John Uyemura*

# Contents

Chapter		Page
1	<i>Introduction</i> Technology scale down Frequency Improvement Increased layers Reduced power supply	
2	<i>The MOS device</i> The MOS Logic simulation of the MOS MOS layout Vertical aspect of the MOS Static MOS characteristics Dynamic MOS behavior Analog simulation Mos options Transmission gate: the perfect switch Layout considerations	
3	<i>MOS modeling</i> The MOS model 1 The MOS model 3 The model BSIM4 Temperature effects on the MOS High frequency behavior of the MOS	
4	<i>The Inverter</i> The logic Inverter The CMOS inverter (Power, supply, frequency) Layout design (plasma, latchup) Simulation of the inverter Views of the process Buffer 3-state inverter Analog behavior of the inverter Ring oscillator Temperature effects	

5	<i>Interconnects</i> Signal propagation Capacitance load Resistance effect Inductance effect Buffers Clock tree Supply routing
6	<i>Basic Gates</i> Introduction From boolean expression to layout NAND gate (micron, sub-micron) OR3 gate XOR Complex gates Multiplexors (Mux-demux) Pulse generator
7	<i>Arithmetics</i> Data formats: unsigned, signed fixed Half adder gate Full adder gate 4-bit adder Comparator Multiplier ALU Low power arithmetics
8	<i>Latches</i> RS latch D-Latch Edge-triggered latch Latch optimization (conso, speed, fanout) Counter Project: programmable pulse generator
9	<i>FPGA</i> Goals Mux for FPGA Configurable logic block Look-up table Interconnection Programmable Interconnection Points Propagation delay
10	<i>MEMORIES</i> The world of Memories Static RAM memory (4T, 6T) Decoder (low power) Dynamic RAM memory Embedded RAM Sense ampli ROM memory EEPROM memory FRAM memory
11	<i>Analog Cells</i>

	Diode connected MOS
	Voltage reference
	Current Mirror
	Amplifiers (Class)
	Voltage regulator
	Wide range amplifier
	Charge pump
	Noise
12	<i>RF Analog Cells</i>
	Osc illators
	Inductors
	Sample & Hold
	Mixers
	Voltage-controlled Oscillators
	PLL project
	Power amplifiers
13	<i>Converters</i>
	Introduction
	Converter parameters
	Sample hold
	ADC
	DAC
14	<i>Input/Output Interfacing</i>
	Level shifter
	Pad stucture
	Input pad (schmidt, protect, buffer)
	Output pad (log, analog, multi drive)
	Pad ring
	Packages
	IBIS
	LVDS
	High performance Ios
15	<i>SOI</i>
	Layout improvements
	2D aspects
	SOI model
	Simulation
	Issues
16	<i>Future &amp; Conclusion</i>
Appendix A	<i>Design rules</i>
Appendix B	<i>List of commands Microwind</i>
Appendix C	<i>List of commands Dsch</i>
Appendix D	<i>Quick Reference Sheet Microwind-Dsch</i>
Appendix E	<i>CMOS technology reference Sheet</i>
	0.8 $\mu$ m
	0.6 $\mu$ m
	0.35 $\mu$ m
	0.25 $\mu$ m
	0.18 $\mu$ m
	0.12 $\mu$ m
	90nm
Appendix F	<i>Answer to exercises</i>

## MULTIPLIERS

<i>Value</i>	<i>Name</i>	<i>Standard Notation</i>
$10^{18}$	<b>PETA</b>	P
$10^{15}$	<b>EXA</b>	E
$10^{12}$	<b>TERA</b>	T
$10^9$	<b>GIGA</b>	G
$10^6$	<b>MEGA</b>	M
$10^3$	<b>KILO</b>	K
$10^0$	-	-
$10^{-3}$	<b>MILLI</b>	m
$10^{-6}$	<b>MICRO</b>	u
$10^{-9}$	<b>NANO</b>	n
$10^{-12}$	<b>PICO</b>	p
$10^{-15}$	<b>FEMTO</b>	f
$10^{-18}$	<b>ATTO</b>	a
$10^{-21}$	<b>ZEPTO</b>	z

## PHYSICAL CONSTANTS & PARAMETERS

<verify all >

<i>Name</i>	<i>Value</i>	<i>Description</i>
$\epsilon_0$	$8.85 \text{ e}^{-12} \text{ Farad/m}$	Vacuum dielectric constant
$\epsilon_r \text{ SiO}_2$	3.9 - 4.2	Relative dielectric constant of $\text{SiO}_2$
$\epsilon_r \text{ Si}$	11.8	Relative dielectric constant of silicon
$\epsilon_r \text{ ceramic}$	12	Relative dielectric constant of ceramic
k	$1.381 \text{ e}^{-23} \text{ J/}^\circ\text{K}$	Boltzmann's constant
q	$1.6 \text{ e}^{-19} \text{ Coulomb}$	Electron charge
$\mu_n$	$600 \text{ V.cm}^{-2}$	Mobility of electrons in silicon
$\mu_p$	$270 \text{ V.cm}^{-2}$	Mobility of holes in silicon
$\gamma_{al}$	$36.5 \cdot 10^6 \text{ S/m}$	Aluminum conductivity
$\gamma_{si}$	$4 \times 10^{-4} \text{ S/m}$	Silicon conductivity
$n_i$	$1.02 \times 10^{10} \text{ cm}^{-3}$	Intrinsic carrier concentration in silicon at 300°K
$\rho_{al}$	$0.0277 \text{ } \Omega.\mu\text{m}$	Aluminum resistivity
$\gamma_{cu}$	$58 \times 10^6 \text{ S/m}$	Copper conductivity
$\rho_{cu}$	$0.0172 \text{ } \Omega.\mu\text{m}$	Copper resistivity
$\rho_{tungstène (W)}$	$0.0530 \text{ } \Omega.\mu\text{m}$	Tungsten resistivity
$\rho_{or (Ag)}$	$0.0220 \text{ } \Omega.\mu\text{m}$	Gold resistivity
$\mu_0$	$1.257 \text{ e}^{-6} \text{ H/m}$	Vacuum permeability
T	300°K (27°C)	Operating temperature

## Preface

The present book introduces the design and simulation of CMOS integrated circuits, in an attractive way thanks to user-friendly PC tool Microwind2 given in the companion CD-ROM of this book.

The chapters of this book have been summarized below. Chapter One describes the technology scale down and the major improvements allowed by deep sub-micron technologies. Chapter Two is dedicated to the presentation of the single MOS device, with details on simulation at logic and layout levels. The modeling of the MOS devices is introduced in Chapter Three. Chapter Four presents the CMOS Inverter, the 2D and 3D views, the comparative design in micron and deep-submicron technologies. Chapter Five deals specifically with interconnects, with information on the propagation delay and several parasitic effects. Chapter Six deals with the basic logic gates (AND, OR, XOR, complex gates), Chapter Seven the arithmetic functions (Adder, comparator, multiplier, ALU). The latches and counters are detailed in Chapter Eight, while Chapter Nine introduces the basic concepts of Field programmable Gate Arrays.

As for Chapter Ten, static, dynamic, non-volatile and magnetic memories are described. In Chapter Eleven, analog cells are presented, including voltage references, current mirrors, and the basic architecture of operational amplifiers. Chapter Twelve is dedicated to radio-frequency analog cells, with details on mixers, voltage-controlled oscillators, fast phase-lock-loops and power amplifiers. Chapter Thirteen focuses on analog-to-digital and digital to analog converter principles. The input/output interfacing principles are illustrated in Chapter Fourteen. The last chapter includes an introduction to silicon-insulator technology, before a prospective and a conclusion.

The detailed explanation of the design rules is in appendix A. The details of all commands are given in appendix B for the tool Microwind, and in appendix C for the tool Dsch. Appendix D includes a quick reference sheet for Microwind and Dsch, and Appendix E gives some abstract information about each technology generation, from 0.7 $\mu$ m down to 90nm.

Sonia DELMAS-BENDHIA, Etienne SICARD

*Toulouse, Sept 2003*