



MEMORY DESIGN PRESENTATION

Group - 10

Parth Kulkarni, Jash Shah, Oindrila Chatterjee

► TABLE OF CONTENTS

01

SRAM CELL

02

PRE-CHARGE CIRCUIT

03

SRAM (32 x 16) ARRAY

04


ROW DECODER

05

FULL MEMORY CIRCUIT


► Gated V_{DD} 7T SRAM CELL

- Reduced leakage power losses
- Disable the supply voltage (V_{DD}) when the SRAM cell is not in use thereby eliminating any leakage current




► SRAM CELL

- DC Analysis for inverter characteristics for the SRAM Cell.
- Swept the parametric width of PMOS = from 90 nm to 360 nm and the $W_p = 130\text{nm}$




► Access Transistor Transient Analysis

- Changed the width of the NMOS from 90 nm to 260 nm.
- Rise time and Fall time Analysis for transiting from BL to Q, while write operation.




► PRE - CHARGE CIRCUIT

- Changed width from 150 nm to 280 nm.




► SRAM (32 x 16) ARRAY




► SRAM Timing Analysis

- Timing Analysis for single SRAM cell considering full memory unit



► ROW DECODER

- Implemented 4:16 decoder





**THANK
YOU!**