

# VISVESVARAYA NATIONAL INSTITUTE OF TECHNOLOGY (VNIT), NAGPUR

# Digital Hardware Design (ECP313)

## **Project**

## Submitted by:

GUTTULA BHASKAR NARAYANA (BT19ECE038) JANNEPALLY SAI SACHITH REDDY (BT19ECE044) SIMMA JASWANTH (BT19ECE105) KURASINGARAPU SATWIK (BT19ECE124) Semester VI

Group No (28)

Submitted to:

Dr. Anamika Singh
(Lab Instructor)
Department of Electronics and Communication Engineering,
VNIT Nagpur

# Contents

1	Write	a VHDL Code for lift controller	2
	1.1	Problem statement	2
	1.2	Theory	2
	1.3	Codes	3
	1.4	RTL Schematic	6
	1.5	Simulation Waveform	7
	1.6	Conclusions	8
	1.7	Screenshots	8

#### Write a VHDL Code for lift controller.

#### 1.1 Problem statement: Write VHDL code for Lift Controller

In this project we assumed the floors to be 2.

1.2 Theory: The elevator is designed to take objects to higher altitudes. In this project 2 floors are taken for designing an elevator.

The lift stops at requested floor when it is less than current floor and lift travels down. Also, stops when requested floor greater than current floor and lift travels up.

The state diagram of the design is as shown in figure.




Figure 1: State diagram

And its State table is as follows




Figure 2: State Table

#### 1.3 Codes:

```
1 library ieee;
use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
  use ieee.std_logic_unsigned.all;
  entity dhd_project is
6
       port (request, stat, clk, dir0, dir1: in STD_LOGIC;
7
           stop,motor,motor_dir: out STD_LOGIC);
  end dhd_project;
10
11
  architecture arch of dhd_project is
13
  attribute enum_encoding: string;
  type State_type is (Ground, starting_up, going_up, Top,
      starting_down,
                      going_down );
15
  attribute enum_encoding of State_type: type is
16
       "000 " &
17
       "001 " &
18
       "010 " &
19
       "011 " &
20
21
       "100 " &
       "101" ;
22
23
       signal State: State_type;
```

```
begin
24
       LIFT : process (clk)
25
       begin
26
       if rising_edge(clk) then
27
       case State is
       when Ground =>
29
            stop < '0';
30
            motor < '0';
31
        if request = '1' then
32
            State < starting_up;</pre>
33
       elsif request = '0' then
34
            State ≤ Ground;
35
       end if;
36
       when starting_up =>
37
            stop \leq '1';
38
            motor_dir < '1';</pre>
39
40
       if stat = '1' then
41
            State < going_up;
42
43
       elsif stat = '0' then
44
            State ≤ starting_up;
45
46
       end if;
47
       when going_up =>
48
            motor ≤ '1';
49
       if dir1 = '1' then
50
            State ≤ Top;
51
52
       elsif dir1 = '0' then
53
            State < going_up;
54
55
       end if;
56
       when Top =>
57
            stop \leq '0';
58
59
            motor < '0';</pre>
       if request = '1' then
60
            State < starting_down;</pre>
61
62
       elsif request = '0' then
63
64
            State ≤ Top;
       end if;
65
       when starting_down =>
66
67
            stop \leq '1';
            motor_dir < '0';</pre>
68
       if stat = '1' then
69
            State < going_down;
70
       elsif stat = '0' then
71
72
            State < starting_down;</pre>
```

```
end if;
       when going_down =>
74
            motor ≤ '1';
75
76
       if dir1 = '1' then
            State ≤ Ground;
78
       elsif dir1 = '0' then
79
            State < going_down;
80
       end if;
81
       when others =>
82
       null;
83
       end case;
84
       end if;
85
86
87
       end process;
88 end arch;
```

#### Testbench:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 --empty entity
7 entity dhd_project_tb is
  end dhd_project_tb;
  architecture tb of dhd_project_tb is
11
       component dhd_project
12
       port(request, stat, clk, dir0, dir1: in STD_LOGIC;
13
           stop, motor, motor_dir: out STD_LOGIC);
       end component;
15
16
       signal clk: std_logic:= '0';
17
       signal request: std_logic:='0';
18
       signal stat: std_logic:='0';
19
       signal dir0: std_logic:='0';
20
21
       signal dir1: std_logic:='0';
22
       signal stop: std_logic;
23
       signal motor: std_logic;
24
       signal motor_dir: std_logic;
25
26
       begin
27
       clk \leq '0';
28
       request < '0';
29
```

```
stat < '0';
dir0 < '0';
dir1 < '0';</pre>
31
32
          wait for 100 ns;
33
          clk \leq '1';
35
          request < '0';
36
          stat < '0';
dir0 < '0';
dir1 < '0';
37
38
39
          wait for 100 ns;
40
41
          clk \leq '1';
42
          request < '1';</pre>
43
          stat < '0';
dir0 < '0';
44
45
          dir1 < '1';
46
          wait for 100 ns;
47
          wait;
48
49
          end tb;
50
```

### 1.4 RTL Schematic: .RTL view




Figure 3: RTL Schematics

## 1.5 <u>Simulation Waveform</u>: .Simulation




Figure 4: Waveform

1.6 <u>Conclusions</u>: The lift stops at requested floor when it is less than current floor and lift travels down. Also, stops when requested floor greater than current floor and lift travels up.

#### 1.7 <u>Screenshots</u>: . .

