# **LAB-10 Report**

### Jashwanth Chandhra Adama

UIN: 133008552

#### Testcases:

```
Short_packet_random_test:
class short_packet_random_test extends base_test;
      'uvm component utils(short packet random test)
      function new (string name, uvm component parent);
            super.new(name, parent);
      endfunction: new
      function void build_phase(uvm_phase phase);
            uvm config wrapper::set(this,"tb.vsequencer.run phase",
"default sequence", short packet random vsequence::type id::get());
            super.build phase(phase);
      endfunction : build_phase
      task run_phase(uvm_phase phase);
            super.run phase(phase);
            `uvm info(get type name(),"Starting short packet random
test",UVM_NONE)
      endtask:run phas
endclass: short packet random test
class short packet random vsequence extends htax base vseq;
 'uvm object utils(short packet random vsequence
 htax_packet_c packet0, packet1, packet2, packet3;
 rand int length;
function new (string name = "short_packet random vsequence");
 super.new(name);
 packet0 = new();
 packet1 = new();
```

```
packet2 = new();
  packet3 = new();
 endfunction: new
 task body();
             // Exectuing 10 TXNs on ports {0,1,2,3} randomly
  repeat(100) begin
      fork
 // `uvm_do_on(req, p_sequencer.htax_seqr[port])
                    //USE `uvm do on with to add constraints on req
       `uvm_do_on_with(packet0, p_sequencer.htax_seqr[0], {packet0.length inside
{[3:10]};});
       `uvm_do_on_with(packet1, p_sequencer.htax_seqr[1], {packet1.length inside
{[3:10]};});
       `uvm_do_on_with(packet2, p_sequencer.htax_seqr[2], {packet2.length inside
{[3:10]};});
       `uvm_do_on_with(packet3, p_sequencer.htax_seqr[3], {packet3.length inside
{[3:10]};});
      ioin
  end
 endtask: body
endclass : short_packet_random_vsequence
Medium_packet_random_test:
class medium packet random test extends base test;
      'uvm component utils(medium packet random test)
      function new (string name, uvm_component parent);
             super.new(name, parent);
      endfunction: new
      function void build phase(uvm phase phase);
```

```
uvm_config_wrapper::set(this,"tb.vsequencer.run_phase",
"default sequence", medium packet random vsequence::type id::get());
             super.build phase(phase);
      endfunction: build phase
      task run_phase(uvm_phase phase);
            super.run_phase(phase);
             'uvm info(get type name(),"Starting medium packet random
test", UVM NONE)
      endtask:run phase
endclass : medium_packet_random_test
class medium packet random vsequence extends htax base vseq;
 'uvm object utils(medium packet random vsequence
htax packet c req[4];
rand int length;
 function new (string name = "medium_packet_random_vsequence");
 super.new(name);
 req[0] = new();
 req[1] = new();
 req[2] = new();
 req[3] = new()
 endfunction: ne
task body();
            // Exectuing 10 TXNs on ports {0,1,2,3} randomly
 repeat(10) begin
 // `uvm_do_on(req, p_sequencer.htax_seqr[port])
                   //USE `uvm_do_on_with to add constraints on req
       'uvm do on with(reg[0], p sequencer.htax segr[0], {reg[0].length inside {[10:40]};
req[0].delay > 5; })
       `uvm do on with(req[1], p sequencer.htax seqr[1], {req[1].length inside {[10:40]};
req[1].delay > 5; })
```

```
`uvm do on with(req[2], p sequencer.htax seqr[2], {req[2].length inside {[10:40]};
req[2].delay > 5; })
       'uvm do on with(req[3], p sequencer.htax seqr[3], {req[3].length inside {[10:40]};
req[3].delay > 5; })
 end
endtask: body
endclass: medium packet random vsequence
Long_packet_random_test:
class long packet random test extends base test;
      `uvm_component_utils(long_packet_random_test)
      function new (string name, uvm component parent);
             super.new(name, parent);
      endfunction: new
      function void build phase(uvm phase phase);
             uvm_config_wrapper::set(this,"tb.vsequencer.run_phase",
"default_sequence", long_packet_random_vsequence::type_id::get());
             super.build phase(phase);
      endfunction: build phase
      task run phase(uvm phase phase);
            super.run_phase(phase);
             'uvm_info(get_type_name(),"Starting long packet random test",UVM_NONE)
      endtask: run phas
endclass: long packet random test
class long_packet_random_vsequence extends htax_base_vseq;
 'uvm object utils(long packet random vsequence
      htax packet c packet0, packet1, packet2, packet3;
 rand int length
 function new (string name = "long_packet_random_vsequence");
 super.new(name);
```

```
packet0 = new();
  packet1 = new();
  packet2 = new();
  packet2 = new();
 endfunction: new
 task body();
              // Exectuing 10 TXNs on ports {0,1,2,3} randomly
  repeat(100) begin
              fork
 // `uvm_do_on(req, p_sequencer.htax_seqr[port])
                     //USE `uvm_do_on_with to add constraints on req
       `uvm_do_on_with(packet0, p_sequencer.htax_seqr[0], {packet0.length inside
{[41:63]};});
       `uvm_do_on_with(packet1, p_sequencer.htax_seqr[1], {packet1.length inside
{[41:63]}; });
       `uvm_do_on_with(packet2, p_sequencer.htax_seqr[2], {packet2.length inside
{[41:63]}; });
       `uvm_do_on_with(packet3, p_sequencer.htax_seqr[3], {packet3.length inside
{[41:63]}; });
              join
       end
 endtask: body
endclass : long_packet_random_vsequence
Fixed_delay_test:
class fixed_length_test extends base_test;
       `uvm_component_utils(fixed_length_test)
       function new (string name, uvm_component parent);
              super.new(name, parent);
       endfunction: new
       function void build phase(uvm phase phase);
```

```
uvm_config_wrapper::set(this,"tb.vsequencer.run_phase",
"default_sequence", fixed_length_random_vsequence::type_id::get());
            super.build phase(phase);
      endfunction: build phase
      task run_phase(uvm_phase phase);
            super.run_phase(phase);
            'uvm info(get type name(), "Starting fixed length random test", UVM NONE)
      endtask: run phase
endclass : fixed_length_test
class fixed_length_random_vsequence extends htax_base_vseq;
 `uvm_object_utils(fixed_length_random_vsequence)
htax packet c packet0, packet1, packet2, packet3;
rand int length;
function new (string name = "fixed_length_random_vsequence");
 super.new(name);
 packet0 = new();
 packet1 = new();
 packet2 = new();
 packet3 = new();
 endfunction: new
task body();
            // Exectuing 10 TXNs on ports {0,1,2,3} randomly
 repeat(100) begin
      fork
 // `uvm_do_on(req, p_sequencer.htax_seqr[port])
```


```
//USE `uvm_do_on_with to add constraints on req
   `uvm_do_on_with(packet0, p_sequencer.htax_seqr[0], {packet0.length == 5;
packet0.delay < 6; })
   `uvm_do_on_with(packet1, p_sequencer.htax_seqr[1], {packet1.length == 5;
packet1.delay < 6; })
   `uvm_do_on_with(packet2, p_sequencer.htax_seqr[2], {packet2.length == 5;
packet2.delay < 6; })
   `uvm_do_on_with(packet3, p_sequencer.htax_seqr[3], {packet3.length == 5;
packet3.delay < 6; })
   join
   end
endtask: body
endclass: fixed_length_random_vsequence</pre>
```

### **UVM No failure:**

```
--- UVM Report catcher Summary ---
Number of demoted UVM_FATAL reports :
                                         0
Number of demoted UVM_ERROR reports :
                                         0
Number of demoted UVM WARNING reports:
                                         0
Number of caught UVM_FATAL reports
                                         0
Number of caught UVM ERROR reports
                                         0
Number of caught UVM_WARNING reports :
--- UVM Report Summary ---
** Report counts by severity
UVM INFO: 256
UVM WARNING :
                0
UVM ERROR :
              0
UVM FATAL :
** Report counts by id
```

## **BUG Report:**


I have written testcases namely short\_packet, medium packet, long packet, fixed length testcases . I ran those testcases seed multiple times. While running the regression run, the below bug has been found.



Then I run the failure seed with irun as mentioned below:

Currently, to debug, we'll see the waveforms where it appears that the end-of-transmission (EOT) signal isn't activated for the RX interface on port 3. From the code ,

The selected\_eot signal is sent to `eot\_out` to mark the end of a transaction. `eot\_in` combines EOT signals from all units; when all are on, it's `4'b1111`. Initially flawed logic caused `selected\_eot` to be low when all `eot\_in` were on. To fix this, `selected\_eot` is now set using `selected\_eot = |(eot\_in & inport\_sel\_reg)`.



To resolve this issue, make the changes the below changes in the code.

```
(* full_case *) (* parallel_case *)

casex (inport_sel)

4'blxxx: selected_sot = sot_in[((4*VC)-1):(3*VC)];

4'bxlxx: selected_sot = sot_in[((3*VC)-1):(2*VC)];

4'bxxlx: selected_sot = sot_in[((2*VC)-1):(1*VC)];

4'bxxxl: selected_sot = sot_in[((1*VC)-1):(0*VC)];

endcase

end

assign selected_eot = |(eot_in & inport_sel_reg); // & ~(&(eot_in));

'ifdef ASYNC_RES

always @(posedge clk or negedge res_n) `else

always @(posedge clk) `endif

begin

begin

| A'bxxx: selected_sot = sot_in[((1*VC)-1):(0*VC)];

| A'bxxx: selected_sot = sot_in[((1*VC)-1):(0*
```

Result: ran same failing seed again, now the testcase has passed.

```
message ctxt="uvm_test_top.tb.htax_sb" kind="UVM_INFO" id="SCOREBOARD" location="../tb/htax_scoreboard_c.sv(164) @ 85950000: uvm_test_top.tb.htax_sb [SCOREBOARD] Port 3 Queue is empty
--- UVM Report catcher Summary ---

Number of demoted UVM_FATAL reports : 0
Number of demoted UVM_ERROR reports : 0
Number of demoted UVM_MARNING reports : 0
Number of caught UVM_FATAL reports : 0
Number of caught UVM_ERROR reports : 0
Number of caught UVM_ERROR reports : 0
Number of caught UVM_WARNING reports : 0
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 2416
UVM_MARNING : 0
UVM_ERROR : 0
```